Automated unique input output sequence generation or conformance testing of FSMs

被引：0
|
作者：
Derderian, Karnig [1 ]
Hierons, Robert M. [1 ]
Harman, Mark [2 ]
Guo, Qiang [3 ]
机构：
[1] Department of Information Systems and Computing, Brunel University, Uxbridge, Middlesex UB8 3PH, United Kingdom
[2] Department of Computer Science, King's College London, London WC2R 2LS, United Kingdom
[3] Department of Computer Science, University of Sheffield, Sheffield S1 4DP, United Kingdom
来源：
Computer Journal | 2006年 / 49卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
页码：331 / 344
相关论文
共 50 条
  • [41] A test case generation approach for conformance testing of SDL systems
    Bourhfir, C
    Aboulhamid, E
    Dssouli, R
    Rico, N
    COMPUTER COMMUNICATIONS, 2001, 24 (3-4) : 319 - 333
  • [42] A test case generation tool for conformance testing of SDL systems
    Bourhfir, C
    Dssouli, R
    Aboulhamid, E
    Rico, N
    SDL'99: THE NEXT MILLENNIUM, 1999, : 405 - 419
  • [43] Synchronizable test sequence for multi-party protocol conformance testing
    Wu, WJ
    Chen, WH
    Tang, CY
    COMPUTER COMMUNICATIONS, 1998, 21 (13) : 1177 - 1183
  • [44] Conformance in the Railway Industry: Single-Input-Change Testing a EULYNX Controller
    van der Wal, Djurre
    Gerhold, Marcus
    Stoelinga, Marielle
    FORMAL METHODS FOR INDUSTRIAL CRITICAL SYSTEMS, FMICS 2023, 2023, 14290 : 242 - 258
  • [45] Test Sequence Reduction of Wireless Protocol Conformance Testing to Internet of Things
    Lin, Weiwei
    Zeng, Hongwei
    Gao, Honghao
    Miao, Huaikou
    Wang, Xiaolin
    SECURITY AND COMMUNICATION NETWORKS, 2018,
  • [46] Synchronizable test sequence for multi-party protocol conformance testing
    Sun, Y.-L.
    Qu, Y.-G.
    Zhao, B.-H.
    2001, Science Press (38):
  • [47] Testing transition systems with input and output testers
    Petrenko, A
    Yevtushenko, N
    Le Huo, J
    TESTING OF COMMUNICATING SYSTEMS, PROCEEDINGS, 2003, 2644 : 129 - 145
  • [48] Testing input/output partial order automata
    Haar, Stefan
    Jard, Claude
    Jourdan, Guy-Vincent
    TESTING OF SOFTWARE AND COMMUNICATING SYSTEMS, PROCEEDINGS, 2007, 4581 : 171 - +
  • [49] A method enabling feasible conformance test sequence generation for EFSM models
    Duale, AY
    Uyar, MÜ
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (05) : 614 - 627
  • [50] On Automatic Test Block Generation for Peripheral Testing in SoCs via Dynamic FSMs Extraction
    Ravotto, D.
    Sanchez, E.
    Schillaci, M.
    Reorda, M. Sonza
    Squillero, G.
    MTV 2007: EIGHTH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION, PROCEEDINGS, 2008, : 71 - 76
12345