A 10-GHz Digital-PLL-Based Chirp Generator With Parabolic Non-Uniform Digital Predistortion for FMCW Radars

被引:1
|
作者
Tesolin, Francesco [1 ]
Dartizio, Simone M. [1 ]
Castoro, Giacomo [1 ]
Buccoleri, Francesco [1 ]
Rossoni, Michele [1 ]
Cherniak, Dmytro [2 ]
Samori, Carlo [1 ]
Lacaita, Andrea L. [1 ]
Levantino, Salvatore [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn DEIB, I-20133 Milan, Italy
[2] Infineon Technol, A-9500 Villach, Austria
关键词
Chirp; Frequency modulation; Radar; Capacitors; Phase noise; Tuning; Generators; Background calibration; digital phase-locked loop (DPLL); digital pre-distortion (DPD); digitally controlled oscillator (DCO); fractional-N DPLL; frequency-modulated continuous-wave (FMCW) radar; multi-gain least-mean-square (LMS) algorithm; parabolic uniform DPD; sawtooth chirp; two-point modulation (TPM); TRANSCEIVER; MODULATOR; JITTER;
D O I
10.1109/JSSC.2024.3460178
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article describes a 10-GHz chirp generator for frequency-modulated continuous-wave (FMCW) radars, that is based on a digital PLL (DPLL) with a two-point injection of the modulation signal. A new digital predistortion (DPD) algorithm is introduced that is specifically tailored to mitigate the impact of the nonlinear non-smooth tuning curve of a digitally controlled oscillator (DCO) optimized for a low phase noise. The algorithm estimates in the background a non-uniform piecewise parabolic (PWP) interpolation of the digital inverse of the DCO tuning curve, using an adaptive set of non-uniformly distributed breakpoints. The breakpoints are automatically placed at the corner points of the tuning characteristic. The chirp generator, implemented in a 28-nm CMOS process, dissipates 21 mW and generates sawtooth and triangular chirp frequency modulations with slope up to 680 MHz/ $\mu$ s and bandwidth up to 680 MHz, while keeping the rms frequency error below 150 kHz and the phase noise at 1-MHz offset at $-116.5$ dBc/Hz.
引用
收藏
页码:3915 / 3927
页数:13
相关论文
共 35 条
  • [31] RF-Interconnect for multi-Gb/s digital interface based on 10-GHz RF-Modulation in 0. 1 8μm CMOS
    Shin, HC
    Xu, ZW
    Chang, MF
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 477 - 480
  • [32] A Flash-Based Non-Uniform Sampling ADC Enabling Digital Anti-Aliasing Filter in 65nm CMOS
    Wu, Tzu-Fan
    Ho, Cheng-Ru
    Chen, Mike Shuo-Wei
    2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
  • [33] A 36.3-to-38.2GHz-216dBc/Hz2 40nm CMOS Fractional-N FMCW Chirp Synthesizer PLL with a Continuous-Time Bandpass Delta-Sigma Time-to-Digital Converter
    Weyer, Daniel
    Dayanik, M. Batuhan
    Jang, Sunmin
    Flynn, Michael P.
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 250 - +
  • [34] Non-Uniform-Digital-Analog Radio-Over-Fiber Scheme for Future Fronthaul Based on a Low-Complexity 4-Fold Symmetric Non-Uniform Quantization Method
    Wang, Mingxu
    Yu, Jianjun
    Zhao, Xianming
    Wang, Chen
    Long, Jianyu
    Zhao, Feng
    Zhou, Wen
    Wang, Kaihui
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (19) : 6798 - 6807
  • [35] A 0.034mm2, 725fs RMS Jitter, 1.8%/ V Frequency-Pushing, 10.8-19.3GHz Transformer-Based Fractional-N All-Digital PLL in 10nm FinFET CMOS
    Li, Chao-Chieh
    Tsai, Tsung-Hsien
    Yuan, Min-Shueh
    Liao, Chia-Chun
    Chang, Chih-Hsien
    Huang, Tien-Chien
    Liao, Hsien-Yuan
    Lu, Chung-Ting
    Kuo, Hung-Yi
    Hsieh, Kenny
    Chen, Mark
    Ximenes, Augusto
    Staszewski, Robert Bogdan
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,