FPGA implementation of elementary generalized unitary rotation with CORDIC based architecture

被引：0
|
作者：
Misans, Peteris [1 ]
Derums, Uldis [1 ]
Kanders, Vents [1 ]
机构：
[1] Faculty of Electronics and Telecommunications, Riga Technical University, Riga, Latvia
来源：
NORCHIP 2012 | 2012年
关键词：
Compendex;
D O I：
NORCHIP 2012 Conference
中图分类号：
学科分类号：
摘要：
Field programmable gate arrays (FPGA)
引用
下载
收藏
相关论文
共 50 条
  • [31] Implementation of a Fast Hybrid CORDIC Architecture
    Tiwari, Bhawna
    Goel, Nidhi
    2016 SECOND INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2016, : 702 - 706
  • [32] FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC
    Zhang, Jianfeng
    Chow, Paul
    Liu, Hengzhu
    2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), 2015, : 128 - 135
  • [33] CORDIC algorithm based on FPGA
    戴益君
    毕卓
    Advances in Manufacturing, 2011, (04) : 304 - 309
  • [34] CORDIC algorithm based on FPGA
    戴益君
    毕卓
    Journal of Shanghai University(English Edition), 2011, 15 (04) : 304 - 309
  • [35] Implementation of FPGA based fast unitary MUSIC DOA estimator
    Kim, M
    Ichige, K
    Arai, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (09) : 1485 - 1494
  • [36] FPGA-efficient hybrid LUT/CORDIC architecture
    Janiszewski, I
    Meuth, H
    Hoppe, B
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 933 - 937
  • [37] CORDIC-Based Architecture for Computing Nth Root and Its Implementation
    Luo, Yuanyong
    Wang, Yuxuan
    Sun, Huaqing
    Zha, Yi
    Wang, Zhongfeng
    Pan, Hongbing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (12) : 4183 - 4195
  • [38] Design and FPGA implementation of digital pulse compression for chirp radar based on CORDIC
    Yan, Zhisheng
    Wen, Biyang
    Wang, Caijun
    Zhang, Chong
    IEICE ELECTRONICS EXPRESS, 2009, 6 (11): : 780 - 786
  • [39] FPGA Implementation and Power Efficient CORDIC based ADPLL for Signal Processing and Application
    Singhal, Akarshika
    Goen, Anjana
    Mohapatra, Tanutrushna
    2017 7TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT), 2017, : 325 - 329
  • [40] FPGA Implementation of a CORDIC-Based Joint Angle Processor for a Climbing Robot
    Juang, Ying-Shen
    Sung, Tze-Yun
    Ko, Lu-Ting
    Li, Ching-Lang
    INTERNATIONAL JOURNAL OF ADVANCED ROBOTIC SYSTEMS, 2013, 10
12345