共 50 条
- [31] Efficient Sub-Pixel Interpolation And Low Power VLSI Architecture For Fractional Motion Estimation in H.264/AVC 2010 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2010,
- [32] An efficient design-for-testability scheme for motion estimation in H.264/AVC 2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 236 - +
- [33] Quarter-pel interpolation architecture in H.264/AVC decoder 2007 INTERNATIONAL CONFERENCE ON INTELLIGENT PERVASIVE COMPUTING, PROCEEDINGS, 2007, : 224 - +
- [34] A pipelined hardware architecture for motion estimation of H.264/AVC ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 79 - 89
- [35] Motion compensation decoder architecture fo H.264/AVC main profile targeting HDTV IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 52 - +
- [36] An efficient VLSI architecture for edge filtering in H.264/AVC PROCEEDINGS OF THE THIRD IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2005, : 118 - 122
- [37] An efficient pipeline architecture for deblocking filter in H.264/AVC IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (01): : 99 - 107
- [39] Efficient hardware implementation for H.264/AVC motion estimation 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1749 - +