Efficient interpolation architecture design for motion compensation in H.264/AVC

被引：0
|
作者：
Dai, Yu [1 ]
Li, Dong-Xiao [1 ]
Zheng, Wei [1 ]
Luo, Kai [1 ]
Zhang, Ming [1 ]
机构：
[1] Department of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
来源：
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science) | 2009年 / 43卷 / 02期
关键词：
Interpolation;
D O I：
10.3785/j.issn.1008-973X.2009.02.012
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：255 / 260
相关论文
共 50 条
  • [1] A VLSI architecture for motion compensation interpolation in H.264/AVC
    Song, Y
    Liu, ZY
    Goto, S
    Ikenaga, T
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 262 - 265
  • [2] A High Efficient Memory Architecture for H.264/AVC Motion Compensation
    Li, Chunshu
    Huang, Kai
    Yan, Xiaolang
    Feng, Jiong
    Ma, De
    Ge, Haitong
    21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [3] Motion compensation hardware accelerator architecture for H.264/AVC
    Zatt, Bruno
    Ferreira, Valter
    Agostini, Luciano
    Wagner, Flavio R.
    Susin, Altamiro
    Bampi, Sergio
    ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS, 2007, 4872 : 24 - +
  • [4] Efficient motion compensation architecture with rate-distortion optimization for H.264/AVC
    Song, Tian
    Shimamoto, Takashi
    SIGMAP 2007: PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2007, : 159 - +
  • [5] A new motion compensation design for H.264/AVC decoder
    Wang, SZ
    Lin, TA
    Liu, NM
    Lee, CY
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4558 - 4561
  • [6] Bandwidth Optimized and High Performance Interpolation Architecture in Motion Compensation for H.264/AVC HDTV Decoder
    Yu Li
    Yun He
    Journal of Signal Processing Systems, 2008, 52 : 111 - 126
  • [7] Bandwidth optimized and high performance interpolation architecture in motion compensation for H.264/AVC HDTV decoder
    Li, Yu
    He, Yun
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 52 (02): : 111 - 126
  • [8] Efficient Motion Vector Interpolation for Error Concealment of H.264/AVC
    Zhou, Jie
    Yan, Bo
    Gharavi, Hamid
    IEEE TRANSACTIONS ON BROADCASTING, 2011, 57 (01) : 75 - 80
  • [9] An Efficient Parallel Architecture for H.264/AVC Fractional Motion Estimation
    Zhao, Zhuo
    Liang, Ping
    INTELLIGENT INTERACTIVE MULTIMEDIA SYSTEMS AND SERVICES (IIMSS 2011), 2011, 11 : 133 - 141
  • [10] Efficient hardware architecture for motion estimation based on AVC/H.264
    Department of Computer Science and Engineering, Harbin Institute of Technology, Harbin 150001, China
    Gaojishu Tongxin, 2006, 10 (1001-1005):
12345