An architecture for parallelizing network monitoring based on multi-core processors

被引:0
|
作者
Xu C. [1 ]
Shi W. [1 ]
Xiong Q. [1 ]
机构
[1] College of Automation, Chongqing University
关键词
Multi-core; Network monitoring; Parallel architecture; Real-time;
D O I
10.4156/jcit.vol6.issue4.27
中图分类号
学科分类号
摘要
Recently, it is becoming increasingly difficult to implement effective systems for real-time network monitoring for large variety of applications including accounting, traffic identification and abnormal detection. The current solutions have to resort to custom capturing hardware that usually comes with high cost, and software-based capturing solutions, such as libpcap, cannot cope with 10Gbps link rates. In this article, we propose an architecture customized for parallel execution of packet analysis using commodity multi-core processor which now broadly implemented in personal computer. On our approach, the packets are dispatched with similar properties to same core and partitioned into several parts, which allows threads maintained in each core for concurrent execution. Numerical results based on real Campus network traffic data are presented to demonstrate the good performance and effectiveness of our system.
引用
下载
收藏
页码:246 / 252
页数:6
相关论文
共 50 条
  • [31] SCENE TEXT DETECTION SUITABLE FOR PARALLELIZING ON MULTI-CORE
    Park, Jin Man
    Chung, Heejin
    Seong, Yeong Kyeong
    2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 2425 - 2428
  • [32] Network Coding on Heterogeneous Multi-Core Processors for Wireless Sensor Networks
    Kim, Deokho
    Park, Karam
    Ro, Andwon W.
    SENSORS, 2011, 11 (08) : 7908 - 7933
  • [33] Softerror mitigation for multi-core processors based on thread replication
    Serrano-Cases, Alejandro
    Restrepo-Calle, Felipe
    Cuenca-Asensi, Sergio
    Martinez-Alvarez, Antonio
    2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
  • [34] Enabling Interposer-based Disintegration of Multi-core Processors
    Kannan, Ajaykumar
    Jerger, Natalie Enright
    Loh, Gabriel H.
    PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), 2015, : 546 - 558
  • [35] Parallelizing exact motif finding algorithms on multi-core
    Mostafa M. Abbas
    Hazem M. Bahig
    Mohamed Abouelhoda
    M. M. Mohie-Eldin
    The Journal of Supercomputing, 2014, 69 : 814 - 826
  • [36] A multi-core security architecture based on EFI
    Zhang, Xizhe
    Xie, Yong
    Lai, Xuejia
    Zhang, Shensheng
    Deng, Zijian
    ON THE MOVE TO MEANINGFUL INTERNET SYSTEMS 2007: COOPIS, DOA, ODBASE, GADA, AND IS, PT 2, PROCEEDINGS, 2007, 4804 : 1675 - +
  • [37] An OFDMA Based RF Interconnect for Massive Multi-core Processors
    Unlu, Eren
    Hamieh, Mohamad
    Moy, Christophe
    Ariaudo, Myriam
    Louet, Yves
    Drillet, Frederic
    Briere, Alexandre
    Zerioul, Lounis
    Denoulet, Julien
    Pinna, Andrea
    Granado, Bertrand
    Pecheux, Francois
    Duperrier, Cedric
    Quintanel, Sebastien
    Romain, Olivier
    Bourdel, Emmanuelle
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 182 - 183
  • [38] Vmemcpy: Parallelizing Memory Copy with Multi-core in the Cloud
    Lin, Kaixin
    Li, Yuguo
    Jian, Dawei
    Hu, Shengquan
    Li, Dingding
    IEEE CONFERENCE ON COMPUTER COMMUNICATIONS WORKSHOPS (IEEE INFOCOM WKSHPS 2021), 2021,
  • [39] Multi-core Processors based Stochastic Test Traffic Generating
    Shuo, Zhang
    Rongcai, Zhao
    Ke, An
    2009 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1-3, 2009, : 1253 - 1257
  • [40] An Extensible Infrastructure for Benchmarking Multi-Core Processors based Systems
    Jamal, M. Hasan
    Mustafa, Ghulam
    Waheed, Abdul
    Mahmood, Waqar
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2009, 41 (04): : 13 - 20