An architecture for parallelizing network monitoring based on multi-core processors

被引:0
|
作者
Xu C. [1 ]
Shi W. [1 ]
Xiong Q. [1 ]
机构
[1] College of Automation, Chongqing University
关键词
Multi-core; Network monitoring; Parallel architecture; Real-time;
D O I
10.4156/jcit.vol6.issue4.27
中图分类号
学科分类号
摘要
Recently, it is becoming increasingly difficult to implement effective systems for real-time network monitoring for large variety of applications including accounting, traffic identification and abnormal detection. The current solutions have to resort to custom capturing hardware that usually comes with high cost, and software-based capturing solutions, such as libpcap, cannot cope with 10Gbps link rates. In this article, we propose an architecture customized for parallel execution of packet analysis using commodity multi-core processor which now broadly implemented in personal computer. On our approach, the packets are dispatched with similar properties to same core and partitioned into several parts, which allows threads maintained in each core for concurrent execution. Numerical results based on real Campus network traffic data are presented to demonstrate the good performance and effectiveness of our system.
引用
收藏
页码:246 / 252
页数:6
相关论文
共 50 条
  • [1] An architecture for exploiting multi-core processors to parallelize network intrusion prevention
    Sommer, Robin
    Paxson, Vern
    Weaver, Nicholas
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2009, 21 (10): : 1255 - 1279
  • [2] An architecture for exploiting multi-core processors to parallelize network intrusion prevention
    Paxson, Vern
    Sommer, Robin
    Weaver, Nicholas
    [J]. 2007 IEEE SARNOFF SYMPOSIUM, 2007, : 514 - +
  • [3] Parallelizing Count-Min Sketch Algorithm on Multi-core Processors
    Yu, Bowen
    Zhang, Yu
    Li, Lubing
    [J]. PROCEEDINGS OF THE 2016 6TH INTERNATIONAL CONFERENCE ON MACHINERY, MATERIALS, ENVIRONMENT, BIOTECHNOLOGY AND COMPUTER (MMEBC), 2016, 88 : 2342 - 2345
  • [4] Parallelizing Fundamental Algorithms such as Sorting on Multi-core Processors for EDA Acceleration
    Edahiro, Masato
    [J]. PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 230 - 233
  • [5] Practice of Parallelizing Network Applications on Multi-core Architectures
    Wang, Junchang
    Cheng, Haipeng
    Hua, Bei
    Tang, Xinan
    [J]. ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2009, : 204 - 213
  • [6] Task partitioning for multi-core network processors
    Ennals, R
    Sharp, R
    Mycroft, A
    [J]. COMPILER CONSTRUCTION, PROCEEDINGS, 2005, 3443 : 76 - 90
  • [7] System Architecture of Godson-3 Multi-Core Processors
    Gao, Xiang
    Chen, Yun-Ji
    Wang, Huan-Dong
    Tang, Dan
    Hu, Wei-Wu
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 25 (02) : 181 - 191
  • [8] System Architecture of Godson-3 Multi-Core Processors
    高翔
    陈云霁
    王焕东
    唐丹
    胡伟武
    [J]. Journal of Computer Science & Technology, 2010, 25 (02) : 181 - 191
  • [9] System Architecture of Godson-3 Multi-Core Processors
    Xiang Gao
    Yun-Ji Chen
    Huan-Dong Wang
    Dan Tang
    Wei-Wu Hu
    [J]. Journal of Computer Science and Technology, 2010, 25 : 181 - 191
  • [10] The Red Storm Architecture and Early Experiences with Multi-Core Processors
    Tomkins, James L.
    Brightwell, Ron
    Camp, William J.
    Dosanjh, Sudip
    Kelly, Suzanne M.
    Lin, Paul T.
    Vaughan, Courtenay T.
    Levesque, John
    Tipparaju, Vinod
    [J]. INTERNATIONAL JOURNAL OF DISTRIBUTED SYSTEMS AND TECHNOLOGIES, 2010, 1 (02) : 74 - 93