共 50 条
- [21] QC-LDPC Decoding Architecture based on Stride Scheduling 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1319 - 1322
- [22] A memory efficient partially parallel decoder architecture for QC-LDPC codes 2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 729 - 733
- [23] Novel ECC Structure and Evaluation Method for NAND Flash Memory 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 100 - 104
- [25] Optimal construction of high rate QC-LDPC codes for space communications Harbin Gongcheng Daxue Xuebao/Journal of Harbin Engineering University, 2017, 38 (10): : 1602 - 1608
- [28] A New Analysis of the McEliece Cryptosystem Based on QC-LDPC Codes SECURITY AND CRYPTOGRAPHY FOR NETWORKS, PROCEEDINGS, 2008, 5229 : 246 - +
- [29] Implementation of QC-LDPC Decoder Based on FPGA for FSO System MECHANICAL COMPONENTS AND CONTROL ENGINEERING III, 2014, 668-669 : 1269 - +
- [30] Template-Based QC-LDPC Decoder Architecture Generation 2015 10TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2015,