Design and implementation of a high-speed reconfigurable cipher chip

被引：0
|
作者：
Gao, Nana [1 ]
Li, Zhancai [1 ]
Wang, Qin [1 ]
机构：
[1] Information Technology School, Beijing Univ. of Science and Technology, Beijing 100083, China
来源：
Journal of Systems Engineering and Electronics | 2006年 / 17卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：712 / 716
相关论文
共 50 条
  • [21] Design and Implementation of High Speed PCIe Cipher Card Supporting GM Algorithms
    Zhao Jun
    Zeng Xuewen
    Guo Zhichuan
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (10) : 2402 - 2408
  • [22] Design and implementation of high-speed data acquisition card
    You, L
    Liang, Y
    Li, BF
    Wavelet Analysis and Active Media Technology Vols 1-3, 2005, : 935 - 940
  • [23] VLSI design and implementation of a high-speed Viterbi decoder
    Li, Qing
    Deng, Yunsong
    Zeng, Xiaoyang
    Gu, Yehua
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2007, 44 (12): : 2143 - 2148
  • [24] Design and Implementation of High-Speed Dual-Modulus
    Song, Jianjun
    Sun, Liu
    Zhang, Heming
    Hu, Huiyong
    EMERGING SYSTEMS FOR MATERIALS, MECHANICS AND MANUFACTURING, 2012, 109 : 271 - 275
  • [25] A HIGH-SPEED PROTOCOL PARALLEL IMPLEMENTATION - DESIGN AND ANALYSIS
    LAPORTA, TF
    SCHWARTZ, M
    HIGH PERFORMANCE NETWORKING, IV, 1993, 14 : 135 - 150
  • [26] Design and Implementation of High-Speed Wire Computer Network
    Jing, Zheng
    An, Lianxiang
    Liu, Xinling
    Jin, Luxiao
    PROCEEDINGS OF 2010 ASIA-PACIFIC YOUTH CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2010, : 864 - 867
  • [27] Design and implementation of high-speed parallel ATR system
    Zhao, GZ
    Zhang, TX
    Cao, ZG
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2005, 1 : 21 - 26
  • [28] VLSI design and implementation of high-speed Viterbi decoder
    You, YX
    Wang, JX
    Lai, FC
    Ye, YZ
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 64 - 68
  • [29] The Design and Implementation of High-Speed Codec Based on FPGA
    Ren, Weiji
    Liu, Hao
    2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 427 - 432
  • [30] A High-Speed GCD Chip: A Case Study in Asynchronous Design
    Gill, Gennette
    Hansen, John
    Agiwal, Ankur
    Vicci, Leandra
    Singh, Montek
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 205 - 210
12345