Improving instrumentation with user-programmable FPGAs

被引:0
|
作者
National Instruments [1 ]
不详 [2 ]
机构
来源
EE Eval Engin | 2008年 / 7卷 / 46+48-51期
关键词
(Edited Abstract);
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [31] Real-time hybrid simulation of structures equipped with viscoelastic-plastic dampers using a user-programmable computational platform
    Jack Wen Wei Guo
    Ali Ashasi-Sorkhabi
    Oya Mercan
    Constantin Christopoulos
    EarthquakeEngineeringandEngineeringVibration, 2017, 16 (04) : 693 - 711
  • [32] Bridging the Gap: FPGAs as Programmable Switches
    Luinaud, Thomas
    Stimpfling, Thibaut
    da Silva, Jeferson Santiago
    Savaria, Yvon
    Langlois, J. M. Pierre
    2020 IEEE 21ST INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (IEEE HPSR), 2020,
  • [34] Enhanced programmable instrumentation amplifier
    Tang, ATK
    2005 IEEE SENSORS, VOLS 1 AND 2, 2005, : 955 - 958
  • [35] High-Density User-Programmable Logic Array Based on Adjacent Integration of Pure-CMOS Crossbar Antifuse into Logic CMOS Circuits
    Yasuda, Shinichi
    Oda, Masato
    Matsumoto, Mari
    Tatsumura, Kosuke
    Zaitsu, Koichiro
    Ho, Ying-Hao
    Ono, Mizuki
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [36] Design and implementation of a programmable stack filter with FPGAs
    Hu, M
    Vainio, O
    Gevorkian, D
    2000 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, PROCEEDINGS VOLS I-III, 2000, : 1371 - 1374
  • [37] Reconfiguring one-time programmable FPGAs
    Chen, XT
    Feng, WY
    Zhao, J
    Meyer, FJ
    Lombardi, F
    IEEE MICRO, 1999, 19 (06) : 53 - 63
  • [38] PROGRAMMABLE LOGIC ARCHITECTURE - FROM PLDS TO FPGAS
    GABAY, J
    HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1989, : 6 - &
  • [39] DART: A Programmable Architecture for NoC Simulation on FPGAs
    Wang, Danyao
    Lo, Charles
    Vasiljevic, Jasmina
    Jerger, Natalie Enright
    Steffan, J. Gregory
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 664 - 678
  • [40] A Programmable Delay Line for Metastability Characterization in FPGAs
    Polzer, Thomas
    Huemer, Florian
    Steininger, Andreas
    2016 24TH AUSTRIAN AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP 2016), 2016, : 51 - 56