Design and analysis of a pipelined clos network with late release scheme

被引：0
|
作者：
Tang, Wei-Xiang [1 ]
Hsu, Yarsun [2 ]
机构：
[1] Information and Communications Labs, Industrial Technology Research Institute of Taiwan, Taiwan
[2] Dept. of Electrical Engineering, National Tsing Hua University of Taiwan, Taiwan
来源：
International Journal of Digital Content Technology and its Applications | 2012年 / 6卷 / 13期
关键词：
3-stage Clos network - Clos networks - Communication efficiency - Design and analysis - High throughput - Late release schemes - Pipelined routers - Throughput improvement;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：482 / 498
相关论文
共 50 条
  • [1] Reverse dispatching scheme for satellite Clos-network switches
    Zhang, Maosen
    Qiu, Zhiliang
    Gao, Ya
    Li, Jun
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2013, 40 (04): : 96 - 101
  • [2] Randomized weight matching dispatching scheme for Clos-network switches
    Gao, Y. (yagao@stu.xidian.edu.cn), 1600, Beijing University of Posts and Telecommunications (36):
  • [3] Design of a Bufferless Photonic Clos Network-on-Chip Architecture
    Kao, Yu-Hsiang
    Chao, H. Jonathan
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 764 - 776
  • [4] A Convolutional Neural Network Based Calibration Scheme for Pipelined ADC
    Liu, Hang
    Lu, Zhifei
    Ye, Xiaolei
    Xiao, Yao
    Peng, Yutao
    Zhang, Wei
    Tang, Yong
    Tang, He
    Peng, Xizhu
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [5] Static Dispatching with Internal Backpressure Scheme for SMM Clos-Network Switches
    Kleban, Janusz
    Suszynska, Urszula
    2013 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), 2013,
  • [6] Divide-and-conquer dispatching scheme for satellite Clos-network switches
    Zhang, Mao-Sen
    Qiu, Zhi-Liang
    Gao, Ya
    Li, Jun
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2012, 34 (11): : 2734 - 2740
  • [7] Concurrent round-robin dispatching scheme in a Clos-network switch
    Oki, E
    Jing, ZG
    Rojas-Cessa, R
    Chao, HJ
    2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, 2001, : 107 - 111
  • [8] Task partitioning - An efficient scalable pipelined digital design scheme
    Kamran, M.
    Qureshi, S. A.
    Feng, S.
    Sattar, A.
    2007 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, 2007, : 52 - +
  • [9] Design of a pipelined and expandable sorting architecture with simple control scheme
    Lin, CS
    Liu, BD
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 217 - 220
  • [10] Using Fusion to Enable Late Design Decisions for Pipelined Computations
    Karacsony, Matc
    Claessen, Koen
    FHPC'16: PROCEEDINGS OF THE 5TH INTERNATIONAL WORKSHOP ON FUNCTIONAL HIGH-PERFORMANCE COMPUTING, 2016, : 9 - 16
12345