An energy-efficient last level cache design using software and hardware collaborative region-based management

被引：0
|
作者：
机构：
[1] [1,2,3,Huang, Tao
[2] 1,2,Wang, Jing
[3] 1,Guan, Xuetao
[4] 1,2,Zhong, Qi
[5] 1,Wang, Keyi
来源：
Huang, T. (huangtao@mprc.pku.edu.cn) | 1658年 / Institute of Computing Technology卷 / 25期
关键词：
Energy efficiency;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Energy-Efficient Symbol-Level Precoding in Multiuser MISO Based on Relaxed Detection Region
    Alodeh, Maha
    Chatzinotas, Symeon
    Ottersten, Bjorn
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2016, 15 (05) : 3755 - 3767
  • [42] Energy-Efficient Two-level Instruction Cache Design for an Ultra-Low-Power Multi-core Cluster
    Jie, Chen
    Loi, Igor
    Benini, Luca
    Rossi, Davide
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1734 - 1739
  • [43] Software-Hardware Co-Design for Energy-Efficient Continuous Health Monitoring via Task-Aware Compression
    Wu, Di
    Zhao, Shiqi
    Yang, Jie
    Sawan, Mohamad
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2023, 17 (02) : 180 - 191
  • [44] Polynesia: Enabling High-Performance and Energy-Efficient Hybrid Transactional/Analytical Databases with Hardware/Software Co-Design
    Boroumand, Amirali
    Ghose, Saugata
    Oliveira, Geraldo F.
    Mutlu, Onur
    2022 IEEE 38TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE 2022), 2022, : 2997 - 3011
  • [45] Software Canaries: Software-based Path Delay Fault Testing for Variation-aware Energy-efficient Design
    Sartori, John
    Kumar, Rakesh
    PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 159 - 164
  • [46] Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
    Zhang, Chenguang
    Yuan, Zhihang
    Li, Xingchen
    Sun, Guangyu
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [47] Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage
    Venkatesan, Rangharajan
    Sharad, Mrigank
    Roy, Kaushik
    Raghunathan, Anand
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2015, 12 (01)
  • [48] Energy-Efficient Reconfigurable Computing Using a Circuit-Architecture-Software Co-Design Approach
    Paul, Somnath
    Chatterjee, Subho
    Mukhopadhyay, Saibal
    Bhunia, Swarup
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2011, 1 (03) : 369 - 380
  • [49] High Level Performance Model Based Design Space Exploration for Energy-Efficient Designs on FPGAs
    Kuppannagari, Sanmukh R.
    Hu, Yusong
    Prasanna, Viktor K.
    2014 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2014,
  • [50] Energy-Efficient Nonvolatile SRAM Design Based on Resistive Switching Multi-Level Cells
    Sun, Yanan
    Gu, Jiawei
    He, Weifeng
    Wang, Qin
    Jing, Naifeng
    Mao, Zhigang
    Qian, Weikang
    Jiang, Li
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (05) : 753 - 757
12345