RAPIDx: High-Performance ReRAM Processing In-Memory Accelerator for Sequence Alignment

被引:0
|
作者
Xu W. [1 ]
Gupta S. [2 ]
Moshiri N. [1 ]
Rosing T.S. [1 ]
机构
[1] Department of Computer Science Engineering, University of California at San Diego, San Diego, 92093, CA
[2] IBM Research, San Jose, 95120, CA
基金
美国国家科学基金会;
关键词
Dataflow optimization; genome analysis; nonvolatile memory; processing in-memory (PIM); sequence alignment;
D O I
10.1109/TCAD.2023.3239537
中图分类号
学科分类号
摘要
Genome sequence alignment is the core of many biological applications. The advancement of sequencing technologies produces a tremendous amount of data, making sequence alignment a critical bottleneck in bioinformatics analysis. The existing hardware accelerators for alignment suffer from limited on-chip memory, costly data movement, and poorly optimized alignment algorithms. They cannot afford to concurrently process the massive amount of data generated by sequencing machines. In this article, we propose a ReRAM-based accelerator, RAPIDx, using processing in-memory (PIM) for sequence alignment. RAPIDx achieves superior efficiency and performance via software-hardware co-design. First, we propose an adaptive banded parallelism alignment algorithm suitable for PIM architecture. Compared to the original dynamic programming-based alignment, the proposed algorithm significantly reduces the required complexity, data bit width, and memory footprint at the cost of negligible accuracy degradation. Then, we propose the efficient PIM architecture that implements the proposed algorithm. The data flow in RAPIDx achieves four-level parallelism and we design an in-situ alignment computation flow in ReRAM, delivering 5.5-9.7× efficiency and throughput improvements compared to our previous PIM design, RAPID. The proposed RAPIDx is reconfigurable to serve as a co-processor integrated into the existing genome analysis pipeline to boost sequence alignment or edit distance calculation. On short-read alignment, RAPIDx delivers 131.1× and 46.8× throughput improvements over state-of-the-art CPU and GPU libraries, respectively. As compared to ASIC accelerators for long-read alignment, the performance of RAPIDx is 1.8×-2.9× higher. © 2023 IEEE.
引用
收藏
页码:3275 / 3288
页数:13
相关论文
共 50 条
  • [31] High-performance signal peptide prediction based on sequence alignment techniques
    Frank, Karl
    Sippl, Manfred J.
    BIOINFORMATICS, 2008, 24 (19) : 2172 - 2176
  • [32] ReaDy: A ReRAM-Based Processing-in-Memory Accelerator for Dynamic Graph Convolutional Networks
    Huang, Yu
    Zheng, Long
    Yao, Pengcheng
    Wang, Qinggang
    Liu, Haifeng
    Liao, Xiaofei
    Jin, Hai
    Xue, Jingling
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 3567 - 3578
  • [33] Mille Cheval: a GPU-based in-memory high-performance computing framework for accelerated processing of big-data streams
    Kumar, Vivek
    Sharma, Dilip Kumar
    Mishra, Vinay Kumar
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (07): : 6936 - 6960
  • [34] Mille Cheval: a GPU-based in-memory high-performance computing framework for accelerated processing of big-data streams
    Vivek Kumar
    Dilip Kumar Sharma
    Vinay Kumar Mishra
    The Journal of Supercomputing, 2021, 77 : 6936 - 6960
  • [35] A High-Performance In-Memory Photodetector Realized by Charge Storage in a van der Waals MISFET
    Li, Songyu
    Zhang, Zeyu
    Chen, Xiaoqing
    Deng, Wenjie
    Lu, Yue
    Sui, Manling
    Gong, Fan
    Xu, Guoliang
    Li, Xuhong
    Liu, Famin
    You, Congya
    Chu, Feihong
    Wu, Yi
    Yan, Hui
    Zhang, Yongzhe
    ADVANCED MATERIALS, 2022, 34 (10)
  • [36] High-Performance in-memory Logic Scheme using Unipolar Switching SOT-MRAM
    Zhu, Haonan
    Wu, Bi
    Chen, Ke
    Yan, Chenggang
    Liu, Weiqiang
    2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO), 2022, : 112 - 115
  • [37] Design of High-Performance Millimeter-Wave Radar Digital Processing Accelerator
    Ai, Lingbo
    Li, Zhentao
    Yu, Yang
    Zeng, Menglin
    2024 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY, ICMMT, 2024,
  • [38] Early Experience with Optimizing I/O Performance Using High-Performance SSDs for In-Memory Cluster Computing
    Choi, I. Stephen
    Yang, Weiqing
    Kee, Yang-Suk
    PROCEEDINGS 2015 IEEE INTERNATIONAL CONFERENCE ON BIG DATA, 2015, : 1073 - 1083
  • [39] TDGraph: A Topology-Driven Accelerator for High-Performance Streaming Graph Processing
    Zhao, Jin
    Yang, Yun
    Zhang, Yu
    Liao, Xiaofei
    Gu, Lin
    He, Ligang
    He, Bingsheng
    Jin, Hai
    Liu, Haikun
    Jiang, Xinyu
    Yu, Hui
    PROCEEDINGS OF THE 2022 THE 49TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '22), 2022, : 116 - 129
  • [40] Sketching-based High-Performance Biomedical Big Data Processing Accelerator
    Kulkarni, Amey
    Jafari, Ali
    Sagedy, Chris
    Mohsenin, Tinoosh
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1138 - 1141