Combining half adder graph for equivalence checking of arithmetic circuits

被引：0
|
作者：
Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China [1 ]
机构：
来源：
Zhejiang Daxue Xuebao (Gongxue Ban) | 2008年 / 8卷 / 1345-1349+1403期
关键词：
D O I：
10.3785/j.issn.1008-973X.2008.08.012
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Sequential Equivalence Checking for Clock-Gated Circuits
    Savoj, Hamid
    Mishchenko, Alan
    Brayton, Robert
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 305 - 317
  • [32] Compatible Equivalence Checking of X-Valued Circuits
    Wang, Yu-Neng
    Luo, Yun-Rong
    Chien, Po-Chun
    Wang, Ping-Lun
    Wang, Hao-Ren
    Lin, Wan-Hsuan
    Jiang, Jie-Hong Roland
    Huang, Chung-Yang Ric
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [33] Equivalence Checking of Quantum Circuits With the ZX-Calculus
    Peham, Tom
    Burgholzer, Lukas
    Wille, Robert
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2022, 12 (03) : 662 - 675
  • [34] Checking combinational equivalence of speed-independent circuits
    Beerel, PA
    Burch, JR
    Meng, TH
    FORMAL METHODS IN SYSTEM DESIGN, 1998, 13 (01) : 37 - 85
  • [35] Checking Combinational Equivalence of Speed-Independent Circuits
    Peter A. Beerel
    Jerry R. Burch
    Teresa H. Meng
    Formal Methods in System Design, 1998, 13 : 37 - 85
  • [36] Publisher Correction: Equivalence checking of quantum circuits by nonlocality
    Weixiao Sun
    Zhaohui Wei
    npj Quantum Information, 8
  • [37] Floating Point Adder/Subtractor Units Realization by Efficient Arithmetic Circuits
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 244 - 246
  • [38] On Evaluating the Signal Reliability of Self-checking Arithmetic Circuits
    Franco, Denis T.
    Vasconcelos, Mai C.
    Naviner, Lirida A. de B.
    Naviner, Jean-Francois
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 109 - 114
  • [39] Advanced methods for equivalence checking of analog circuits with strong nonlinearities
    Sebastian Steinhorst
    Lars Hedrich
    Formal Methods in System Design, 2010, 36 : 131 - 147
  • [40] cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits
    Jha, Chandan Kumar
    Hassan, Muhammad
    Drechsler, Rolf
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (07) : 3282 - 3293
12345