A method for diagnosing resistive open faults with considering adjacent lines

被引:0
|
作者
Graduate School of Science and Engineering, Ehime University, Japan [1 ]
不详 [2 ]
不详 [3 ]
不详 [4 ]
机构
关键词
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I
5665061
中图分类号
学科分类号
摘要
Failure analysis - Delay circuits
引用
收藏
相关论文
共 50 条
  • [1] Clues for modeling and diagnosing open faults with considering adjacent lines
    Takahashi, Hiroshi
    Higami, Yoshinobu
    Kadoyama, Shuhei
    Aikyo, Takashi
    Takamatsu, Yuzo
    Yamazaki, Koji
    Tsutsumi, Toshiyuki
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 39 - +
  • [2] New Class of Tests for Open Faults with Considering Adjacent Lines
    Takahashi, Hiroshi
    Higami, Yoshinobu
    Takamatsu, Yuzo
    Yamazaki, Koji
    Tsutsumi, Toshiyuki
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 301 - +
  • [3] Test generation and diagnostic test generation for open faults with considering adjacent lines
    Takahashi, Hiroshi
    Higami, Yoshinobu
    Kikkawa, Toru
    Aikyo, Takashi
    Takamatsu, Yuzo
    Yamazaki, Koji
    Tsutsumi, Toshiyuki
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 243 - 251
  • [4] Fault Effect of Open Faults Considering Adjacent Signal Lines in a 90 nm IC
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    Tsutsumi, Toshiyuki
    Yamazaki, Koji
    Aikyo, Takashi
    Higami, Yoshinobu
    Takahashi, Hiroshi
    Takamatsu, Yuzo
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 91 - +
  • [5] Diagnosing Resistive Open Faults Using Small Delay Fault Simulation
    Yamazaki, Koji
    Tsutsumi, Toshiyuki
    Takahashi, Hiroshi
    Higami, Yoshinobu
    Yotsuyanagi, Hironobu
    Hashizume, Masaki
    Saluja, Kewal K.
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 79 - 84
  • [6] A Method for Diagnosing Soft Short and Open Faults in Distributed Parameter Multiconductor Transmission Lines
    Tadeusiewicz, Michal
    Halgas, Stanislaw
    ELECTRONICS, 2021, 10 (01) : 1 - 17
  • [7] Diagnosing resistive open faults using small delay fault simulation
    Yamazaki, Koji
    Tsutsumi, Toshiyuki
    Takahashi, Hiroshi
    Higami, Yoshinobu
    Yotsuyanagi, Hironobu
    Hashizume, Masaki
    Saluja, Kewal K.
    Proceedings of the Asian Test Symposium, 2013, : 79 - 84
  • [8] On Selection of Adjacent Lines in Test Pattern Generation for Delay Faults Considering Crosstalk Effects
    Ohama, Yuuya
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    Higami, Yoshinobu
    Takahashi, Hiroshi
    2017 17TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2017,
  • [9] Discrimination of a Resistive Open Using Anomaly Detection of Delay Variation Induced by Transitions on Adjacent Lines
    Yotsuyanagi, Hiroyuki
    Ise, Kotaro
    Hashizume, Masaki
    Higami, Yoshinobu
    Takahashi, Hiroshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (12) : 2842 - 2850
  • [10] Improving the Detectability of Resistive Open Faults in Scan Cells
    Yang, Fan
    Chakravarty, Sreejit
    Devta-Prasanna, Narendra
    Reddy, Sudhakar M.
    Pomeranz, Irith
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 383 - +