A networks-on-chip emulation/verification framework

被引：0
|
作者：
Liu P. [1 ]
Liu Y. [1 ]
Xia B. [1 ]
Xiang C. [1 ]
Wang X. [1 ]
Wu K. [1 ]
Wang W. [1 ]
Yao Q. [1 ]
机构：
[1] Department of Information Science and Electronic Engineering, Zhejiang University, Yuquan Campus
来源：
International Journal of High Performance Systems Architecture | 2011年 / 3卷 / 01期
关键词：
Emulation; Field programmable gate array; FPGA; Networks-on-chip; NoC; On-chip interconnection; Router;
D O I：
10.1504/IJHPSA.2011.038053
中图分类号：
学科分类号：
摘要：
The emulation and functional validation are essential to the assessment of the correctness and performance of networks-on-chip architecture. A flexible hardware/software networks-on-chip open platform (NoCOP) emulation framework is designed and implemented for exploring the on-chip interconnection network architectures. An instruction set simulator and universal serial bus communicator control and configure the emulation parameters and process that are running on the host computer as active elements in the emulation framework. The experimental results show that the proposed emulation/verification framework can speed up the simulation, preserve the cycle accuracy and decrease the usage of the resources of field programmable gate array. Copyright © 2011 Inderscience Enterprises Ltd.
引用
收藏
页码：2 / 11
页数：9
相关论文
共 50 条
  • [1] Building a multi-FPGA-based emulation framework to support networks-on-chip design and verification
    Liu, Yangfan
    Liu, Peng
    Jiang, Yingtao
    Yang, Mei
    Wu, Kejun
    Wang, Weidong
    Yao, Qingdong
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (10) : 1241 - 1262
  • [2] Scalable multi-FPGA platform for networks-on-chip emulation
    Kouadri-Mostefaoui, Abdellah-Medjadji
    Senouci, Benaoumeur
    Petrot, Frederic
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 54 - 60
  • [3] An Effective Architecture for Trace-Driven Emulation of Networks-on-Chip on FPGAs
    Thiem Van Chu
    Kise, Kenji
    [J]. 2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 419 - 426
  • [4] Design and implementation of a multi-FPGA based networks-on-chip emulation platform
    Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China
    [J]. Hunan Daxue Xuebao, 2013, 6 (64-68):
  • [5] A stochastic framework for communication architecture evaluation in networks-on-chip
    Murgan, T
    Ortiz, AG
    Petrov, M
    Glesner, M
    [J]. SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 253 - 256
  • [6] An FPGA-based Prototyping Framework for Networks-on-Chip
    Drewes, Tobias
    Joseph, Jan Moritz
    Pionteck, Thilo
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [7] Wireless on Networks-on-Chip
    Taskin, Baris
    [J]. 2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2013,
  • [8] TLM-based Verification of a Combined Switching Networks-on-Chip Router
    Sabry, Mohamed M.
    El-Kharashi, M. Watheq
    Bedor, Hassan Shehata
    Salem, Ashraf
    [J]. 2008 FORUM ON SPECIFICATION, VERIFICATION AND DESIGN LANGUAGES, 2008, : 255 - +
  • [9] Routerless Networks-on-Chip
    Alazemi, Fawaz
    Azizimazreah, Arash
    Bose, Bella
    Chen, Lizhong
    [J]. 2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2018, : 492 - 503
  • [10] An Analytical Framework with Bounded Deflection Adaptive Routing for Networks-on-Chip
    Ghosh, Pavel
    Ravi, Arvind
    Sen, Arunabha
    [J]. IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 363 - 368
12345