HSIO presents signal-integrity challenges

被引:0
|
作者
机构
来源
Nelson, R. | 1600年 / Nelson Publishing Inc.卷 / 53期
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High speed I/O (HSIO) is presenting significant measurement challenges as fourth generation standards emerge. Vendors are offering instruments including oscilloscopes, bit-error-ratio testers (BERTs), and protocol analyzers as well as hardware and software options for solving the problem. Textronix has provided an update to its Serial Data Link Analysis software (SDLA-64 bit) that enables modeling of EQ parameters to be added to the signaling as well as embedding and de-embedding of links/connectors/cables, which can detract from the true performance of the transmitter. Agilent Technologies offers several products for serial bus test, including the N4960A17/32-Gb/s BERT, the N4962A 12.5-Gb/s BERT the N4980A multi-instrument BERT. The N5990A Test Automation Platform gets continuous product extensions and updates to help customers with challenging receiver test applications like PCI Express and MIPI.
引用
收藏
相关论文
共 50 条
  • [42] Signal Integrity and Power Integrity Challenges in Embedded Computing Boards
    George, Suja Susan
    Sivanantham, S.
    Pawar, Sanjay
    Vikram, R.
    2018 15TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE & COMPATIBILITY (INCEMIC), 2018,
  • [43] Test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of SoCs
    Xu, Qiang
    Zhang, Yubin
    Chakrabarty, Krishnendu
    2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 107 - +
  • [44] SIGNAL-INTEGRITY TOOLS DONT YET REPLACE EES INTELLIGENCE (VOL 40, PG 61, 1995)
    不详
    EDN, 1995, 40 (07) : 27 - 27
  • [45] A Broadband and High Tuning Sensitivity VCO Detector for On-package IR-drop and Signal-integrity Measurement
    Wang, Guan-Min
    Wu, Yu-Yung
    Sin-Shyh, N. G.
    Huang, Lung-Shu
    Wu, Sung-Mao
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 292 - 294
  • [46] DSO plus logic analyzer plus new tool=faster, more accurate signal-integrity measurements
    Strassberg, D
    EDN, 2001, 46 (13) : 24 - 24
  • [47] Challenges for signal integrity prediction in the next decade
    Aragones, X
    Rubio, A
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2003, 6 (1-3) : 107 - 117
  • [48] A Signal-Integrity Aware ATPG Flow to Generate High-Quality Patterns for Testing System-on-Chip Designs
    Asokan, Anu
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [49] SOC Test-Architecture Optimization for the Testing of Embedded Cores and Signal-Integrity Faults on Core-External Interconnects
    Xu, Qiang
    Zhang, Yubin
    Chakrabarty, Krishnendu
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (01)
  • [50] A High Signal-Integrity PCB-Trace with Embedded Chip Capacitors and Its Design Methodology Using Genetic Algorithm
    Yasunaga, Moritoshi
    Matsuoka, Shumpei
    Hoshinor, Yuya
    Matsumoto, Takashi
    Odaira, Tetsuya
    2019 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2019), 2019, : 98 - 103