The pretreatment effects on gate oxide quality of a trench-typed MOSFET device

被引：0
|
作者：
Mosel Vitelic lnc., Taiwan [1 ]
不详 [2 ]
机构：
来源：
Tamkang J. Sci. Eng. | 2008年 / 3卷 / 233-238期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Worn-out oxide MOSFET characteristics:: Role of gate current and device parameters on a current mirror
    Martin-Martinez, J.
    Rodriguez, R.
    Nafria, M.
    Aymerich, X.
    Stathis, J. H.
    MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 665 - 668
  • [42] Design of 1.2 kV SiC trench MOSFET using tilted ion implantation for suppression of electric field crowding at the bottom of the gate oxide
    Park, Yeongeun
    Yoon, Hyowon
    Kim, Chaeyun
    Kim, Gwangjae
    Kang, Gyuhyeok
    Seok, Ogyun
    Ha, Min-Woo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2023, 62 (01)
  • [43] An innovative gate oxide characterization technique in the failure analysis of 0.13μm process technology based MOSFET device
    How, HC
    Ooi, KB
    Ng, JC
    Nizam, MK
    Ng, HB
    IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 213 - 216
  • [44] Floating island and thick bottom oxide trench gate MOSFET (FITMOS) - A 60V ultra low on-resistance novel MOSFET with superior internal body diode
    Takaya, H
    Miyagi, K
    Hamada, K
    Okura, Y
    Tokura, N
    Kuroyanagi, A
    PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2005, : 43 - 46
  • [45] SiC MOSFET Gate Oxide Quality Improvement Method in Furnace Thermal Oxidation with Lower Pressure Control
    Im, Youngbin
    Kim, Inkyu
    Son, Seongpil
    Kang, Youngkwon
    Kim, Chungjung
    Lee, Junhyoung
    Lee, Jungho
    Lim, Jesung
    Jeong, Changbeom
    Defect and Diffusion Forum, 2024, 434 : 67 - 70
  • [46] Processing effects on sub-50Å gate oxide quality
    Lin, FY
    Goldstein, L
    Ajuria, S
    Schay, P
    Hampton, F
    INTERCONNECT AND CONTACT METALLIZATION, 1998, 97 (31): : 228 - 239
  • [47] Front-end integration effects on gate oxide quality
    Lin, F
    Ajuria, SA
    Ilderem, V
    Masquelier, MP
    MATERIALS RELIABILITY IN MICROELECTRONICS VI, 1996, 428 : 361 - 366
  • [48] A brief overview of gate oxide defect properties and their relation to MOSFET instabilities and device and circuit time-dependent variability
    Kaczer, B.
    Franco, J.
    Weckx, P.
    Roussel, Ph. J.
    Putcha, V.
    Bury, E.
    Simicic, M.
    Chasin, A.
    Linten, D.
    Parvais, B.
    Catthoor, F.
    Rzepa, G.
    Waltl, M.
    Grasser, T.
    MICROELECTRONICS RELIABILITY, 2018, 81 : 186 - 194
  • [49] Hot-electron induced MOSFET gate current simulation by coupled silicon/oxide Monte Carlo device simulation
    Ghetti, A
    SOLID-STATE ELECTRONICS, 2003, 47 (09) : 1507 - 1514
  • [50] Influence of the gate oxide quality on 4Mbit dram device failures and reliability
    Winkler, R
    PROCEEDINGS OF THE FOURTH INTERNATIONAL SYMPOSIUM ON HIGH PURITY SILICON, 1996, 96 (13): : 238 - 249
12345