共 50 条
- [41] Time-sensitivity-aware shared cache architecture for multi-core embedded systems The Journal of Supercomputing, 2019, 75 : 6746 - 6776
- [42] Time-sensitivity-aware shared cache architecture for multi-core embedded systems JOURNAL OF SUPERCOMPUTING, 2019, 75 (10): : 6746 - 6776
- [43] Implementation of an Algorithm for Heart Rate Measurement in a Specialized Multi-core Processor 2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 74 - 78
- [44] An Independent Task Scheduling Algorithm in Heterogeneous Multi-core Processor Environment PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018), 2018, : 142 - 146
- [45] Slice Partition and Optimization Compilation Algorithm for Dataflow Multi-core Processor ADVANCES IN ELECTRONIC COMMERCE, WEB APPLICATION AND COMMUNICATION, VOL 2, 2012, 149 : 581 - 587
- [46] Multi-Core Processor Scheduling Algorithm under The Influence Of Process Variation PROCEEDINGS OF THE 2018 2ND INTERNATIONAL CONFERENCE ON ALGORITHMS, COMPUTING AND SYSTEMS (ICACS 2018), 2018, : 7 - 13
- [47] Multi-core embedded processor based on FPGA and parallelization of SUSAN algorithm Jisuanji Xuebao, 2008, 11 (1995-2004):
- [49] Data driven multi-core processor Bi, Z. (zhuo.bi@shu.edu.cn), 1600, Shanghai Jiaotong University (47):
- [50] An Efficient Mining Algorithm of Closed Frequent Itemsets on Multi-core Processor ADVANCED DATA MINING AND APPLICATIONS, ADMA 2019, 2019, 11888 : 107 - 118