Analytical modeling and simulation of workfunction engineered gate junctionless high-k dielectric Double Gate MOSFET: A comparative study

被引：0
|
作者：
Dept. of Electronics and Telecommunication Engineering, Jadavpur University, India [1 ]
机构：
来源：
IET Conf Publ | / CP683卷 / 428-432期
关键词：
Engineering Village;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Analytical calculation - Double gate MOSFET - Effective oxide thickness - Junctionless - Model and simulation - Simplified expressions - Telecommunication engineering - Work function engineerings
引用
收藏
相关论文
共 50 条
  • [41] Subthreshold Modeling of Triple Material Gate-All-Around Junctionless Tunnel FET with Germanium and High-K Gate Dielectric Material
    Priya, G. Lakshmi
    Balamurugan, N. B.
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2018, 48 (01): : 53 - 61
  • [42] Double Gate Tunnel FET with ultrathin silicon body and high-K gate dielectric
    Boucart, Kathy
    Ionescu, Adrian Mihai
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 383 - +
  • [43] Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate stack surrounding gate MOSFET (JLGSSRG) for application as biosensor
    Chakraborty, Avik
    Sarkar, Angsuman
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 556 - 567
  • [44] Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate stack surrounding gate MOSFET (JLGSSRG) for application as biosensor
    Avik Chakraborty
    Angsuman Sarkar
    Journal of Computational Electronics, 2017, 16 : 556 - 567
  • [45] Optimization of high-k and gate metal workfunction for improved analog and intermodulation performance of Gate Stack (GS)-GEWE-SiNW MOSFET
    Gupta, Neha
    Chaujar, Rishu
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 630 - 641
  • [46] Influence of sidewall spacer on threshold voltage of MOSFET with high-k gate dielectric
    Xu, J. P.
    Ji, F.
    Lai, P. T.
    Guan, J. G.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 181 - 186
  • [47] Study of Linearity Performance of Graded Channel Gate Stacks Double Gate MOSFET with Respect to High-K Oxide Thickness
    Swain, Sanjit Kumar
    Das, Satish Kumar
    Adak, Sarosij
    SILICON, 2020, 12 (07) : 1567 - 1574
  • [48] Study of Linearity Performance of Graded Channel Gate Stacks Double Gate MOSFET with Respect to High-K Oxide Thickness
    Sanjit Kumar Swain
    Satish Kumar Das
    Sarosij Adak
    Silicon, 2020, 12 : 1567 - 1574
  • [49] Simulation of electrical characteristics and structural optimization for small-scaled dual-gate GeOI MOSFET with high-k gate dielectric
    白玉蓉
    徐静平
    刘璐
    范敏敏
    Journal of Semiconductors, 2014, 35 (09) : 43 - 48
  • [50] Simulation of electrical characteristics and structural optimization for small-scaled dual-gate GeOI MOSFET with high-k gate dielectric
    Bai Yurong
    Xu Jingping
    Liu Lu
    Fan Minmin
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (09)
12345