2D threshold-voltage model for high-k gate-dielectric MOSFETs

被引：0
|
作者：
Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China [1 ]
不详 [2 ]
机构：
来源：
Pan Tao Ti Hsueh Pao | 2006年 / 10卷 / 1725-1731期
关键词：
14;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Effective dielectric thickness scaling for high-K gate dielectric MOSFETs
    Bhuwalka, KK
    Mohapatra, NR
    Narendra, SG
    Rao, VR
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 215 - 219
  • [22] Vertical Power SiC MOSFETs with High-k Gate Dielectrics and Superior Threshold Voltage Stability
    Wirths, Stephan
    Arango, Yulieth
    Mihaila, Andrei
    Bellini, Marco
    Romano, Gianpaolo
    Alfieri, Giovanni
    Belanche, Manuel
    Knoll, Lars
    Bianda, Enea
    Mengotti, Elena
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 226 - 229
  • [23] A NEW 2D ANALYTIC THRESHOLD-VOLTAGE MODEL FOR FULLY DEPLETED SHORT-CHANNEL SOI MOSFETS
    GUO, JY
    WU, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (09) : 1653 - 1661
  • [24] Threshold voltage shift instability induced by plasma charging damage in MOSFETs with high-k dielectric
    Eriguchi, K.
    Kamei, M.
    Okada, K.
    Ohta, H.
    Ono, K.
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 97 - +
  • [25] Dipole Model Explaining High-k/Metal Gate Threshold Voltage Tuning
    Kirsch, P. D.
    Sivasubramani, P.
    Huang, J.
    Young, C. D.
    Park, C. S.
    Freeman, K.
    Hussain, M. M.
    Bersuker, G.
    Harris, H. R.
    Majhi, P.
    Lysaght, P.
    Tseng, H. -H.
    Lee, B. H.
    Jammy, R.
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 269 - +
  • [26] High-k Gate Dielectric MOSFETs: Meeting the Challenges of Characterization and Modeling
    De Souza, M. M.
    Sicre, S. B. F.
    Casterman, D.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 563 - 580
  • [27] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2/Si stacked MOSFETs
    Ma Fei
    Liu Hong-Xia
    Fan Ji-Bin
    Wang Shu-Long
    CHINESE PHYSICS B, 2012, 21 (10)
  • [28] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2 /Si stacked MOSFETs
    马飞
    刘红侠
    樊继斌
    王树龙
    Chinese Physics B, 2012, (10) : 443 - 449
  • [29] A Compact Analytical Threshold-Voltage Model for Surrounding-Gate MOSFETs With Interface Trapped Charges
    Te-Kuang, Chiang
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (08) : 788 - 790
  • [30] Threshold-voltage Modeling of double-gate MOSFETs by considering drain bias
    Choi, Byung-Kil
    Han, Kyoung-Rok
    Kim, Young Min
    Park, Ki-Heung
    Lee, Jong-Ho
    Roh, Tae Moon
    Kim, Jongdae
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 51 : S275 - S279
12345