Multiple regular expression matching hardware architecture

被引：0
|
作者：
Zhang, Wei [1 ]
Xue, Yibo [2 ]
Song, Tian [3 ]
机构：
[1] Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China
[2] Research Institute of Information Technology, Tsinghua University, Beijing 100084, China
[3] School of Computer Science, Beijing Institute of Technology, Beijing 100081, China
来源：
Qinghua Daxue Xuebao/Journal of Tsinghua University | 2009年 / 49卷 / 10期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1704 / 1707
相关论文
共 50 条
  • [21] Resource-Efficient Regular Expression Matching Architecture for Text Analytics
    Atasu, Kubilay
    PROCEEDINGS OF THE 2014 IEEE 25TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2014), 2014, : 1 - 8
  • [22] Hardware Architecture for the Fast Pattern Matching
    Kastil, Jan
    Kosar, Vlastimil
    Korenek, Jan
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 120 - 123
  • [23] Hardware Architecture Design for Template Matching
    Roh, Dong Wan
    Jeon, Jae Wook
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 287 - 288
  • [24] Hardware-Accelerated Regular Expression Matching with Overlap Handling on IBM PowerEN™ Processor
    Atasu, Kubilay
    Doerfler, Florian
    van Lunteren, Jan
    Hagleitner, Christoph
    IEEE 27TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2013), 2013, : 1254 - 1265
  • [25] A Survey on Regular Expression Matching for Deep Packet Inspection: Applications, Algorithms, and Hardware Platforms
    Xu, Chengcheng
    Chen, Shuhui
    Su, Jinshu
    Yiu, S. M.
    Hui, Lucas C. K.
    IEEE COMMUNICATIONS SURVEYS AND TUTORIALS, 2016, 18 (04): : 2991 - 3029
  • [26] HARDWARE-ACCELERATED REGULAR EXPRESSION MATCHING FOR HIGH-THROUGHPUT TEXT ANALYTICS
    Atasu, Kubilay
    Polig, Raphael
    Hagleitner, Christoph
    Reiss, Frederick R.
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [27] FPGA-CPU Architecture Accelerated Regular Expression Matching With Fast Preprocessing
    Zhong, Jincheng
    Chen, Shuhui
    Han, Biao
    COMPUTER JOURNAL, 2023, 66 (12): : 2928 - 2947
  • [28] A scalable architecture for high-throughput regular-expression pattern matching
    Brodie, Benjamin C.
    Cytron, Ron K.
    Taylor, David E.
    33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHTIECTURE, PROCEEDINGS, 2006, : 191 - 202
  • [29] A highly regular and scalable AES hardware architecture
    Mangard, S
    Aigner, M
    Dominikus, S
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (04) : 483 - 491
  • [30] Greedy regular expression matching
    Frisch, A
    Cardelli, L
    AUTOMATA , LANGUAGES AND PROGRAMMING, PROCEEDINGS, 2004, 3142 : 618 - 629
12345