Flash memory device with 'I' shape floating gate for sub-70 nm NAND flash memory

被引：0
|
作者：
Jung, Sang-Goo [1 ]
Lee, Jong-Ho [1 ]
机构：
[1] School of Electrical Engineering and Computer Science, Kyungpook National University, Sankyuk-Dong, Buk-Gu, Daegu 702-701, Korea, Republic of
来源：
Japanese Journal of Applied Physics, Part 2: Letters | 2006年 / 45卷 / 42-45期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
相关论文
共 50 条
  • [41] Increased memory performance of a Pi (I¦) gate structure in a 3-D stackable vertical gate NAND flash memory
    Choi, Seonjun
    Lee, Jeongsu
    Lee, Seung-Beck
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2013, 63 (02) : 257 - 262
  • [42] Probability Level Dependence of Failure Mechanisms in Sub-20 nm NAND Flash Memory
    Kang, Duckseoung
    Lee, Kyunghwan
    Kang, Myounggon
    Seo, Seongjun
    Li, Dong Hua
    Hwang, Yuchul
    Shin, Hyungcheol
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 348 - 350
  • [43] Analysis of Failure Mechanisms in Erased State of Sub 20-nm NAND Flash Memory
    Lee, Kyunghwan
    Kang, Duckseoung
    Shin, Hyungcheol
    Kwon, Sangjin
    Kim, Shinhyung
    Hwang, Yuchul
    PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 58 - 61
  • [44] An ultra-thin hybrid floating gate concept for Sub-20nm NAND flash technologies
    Wellekens D.
    Blomme P.
    Rosmeulen M.
    Schram T.
    Cacciato A.
    Debusschere I.
    Van Aerde S.
    Van Houdt J.
    2011 3rd IEEE International Memory Workshop, IMW 2011, 2011,
  • [45] Analysis of read disturbance mechanism in retention of sub-20 nm NAND flash memory
    Kang, Duckseoung
    Lee, Kyunghwan
    Kwon, Sangjin
    Kim, Shinhyung
    Hwang, Yuchul
    Shin, Hyungcheol
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
  • [46] Interface and oxide trap analysis at tunnel oxide of NAND flash memory with excluding the effect of floating gate
    Park, Sang-ku
    Kim, Seung-Hyun
    Lee, Sang-Ho
    Kim, Do-Bin
    Baek, Myung-Hyun
    Park, Byung-Gook
    2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 90 - 91
  • [47] Challenges and Limitations of NAND Flash Memory Devices Based on Floating Gates
    Park, Byoungjun
    Cho, Sunghoon
    Park, Milim
    Park, Sukkwang
    Lee, Yunbong
    Cho, Myoung Kwan
    Ahn, Kun-Ok
    Bae, Gihyun
    Park, Sungwook
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 420 - 423
  • [48] A BE-SONOS (bandgap engineered SONOS) NAND for post-floating gate era flash memory
    Lue, Hang-Ting
    Wang, Szu-Yu
    Lai, Erh-Kun
    Hsieh, Kuang-Yeu
    Liu, Rich
    Lu, Chih Yuan
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 16 - +
  • [49] Ceria CMP Slurry for the Construction of Floating Gates in MLC NAND Flash Memory below 51 nm
    Kim, Ye-Hwan
    Kim, Jong-Woo
    Kim, Sang-Kyun
    Paik, Ungyu
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (10) : H339 - H342
  • [50] Scaling Challenges of Floating Gate Non-Volatile Memory and Graphene as the Future Flash Memory Device: A Review
    Hamzah, Afiq
    Ahmad, Hilman
    Tan, Michael Loong Peng
    Alias, N. Ezaila
    Johari, Zaharah
    Ismail, Razali
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (09) : 1195 - 1214
12345