Flash memory device with 'I' shape floating gate for sub-70 nm NAND flash memory

被引：0
|
作者：
Jung, Sang-Goo [1 ]
Lee, Jong-Ho [1 ]
机构：
[1] School of Electrical Engineering and Computer Science, Kyungpook National University, Sankyuk-Dong, Buk-Gu, Daegu 702-701, Korea, Republic of
来源：
Japanese Journal of Applied Physics, Part 2: Letters | 2006年 / 45卷 / 42-45期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
相关论文
共 50 条
  • [1] Flash memory device with 'I' shape floating gate for sub-70 nm NAND flash memory
    Jung, Sang-Goo
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (42-45): : L1200 - L1202
  • [2] Hybrid Floating Gate Cell for Sub-20-nm NAND Flash Memory Technology
    Blomme, P.
    Cacciato, A.
    Wellekens, D.
    Breuil, L.
    Rosmeulen, M.
    Kar, G. S.
    Locorotondo, S.
    Vrancken, C.
    Richard, O.
    Debusschere, I.
    Van Houdt, J.
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 333 - 335
  • [3] Floating Gate Etch Profile Control for NAND Flash Memory
    Chen, Zhuofan
    Zhang, Yiying
    Wang, Yan
    Ren, Jia
    Zhang, Haiyang
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [4] Modified Floating Gate and IPD Profile for Better Cell Performance of Sub-50 nm NAND Flash Memory
    Liu, Jennifer Lequn
    Gonzalez, Fernando
    Hu, Y. Jeff
    Yu, Jixin
    Srinivasan, Charan
    Hill, Ervin
    2010 EIGHTH IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES (IEEE WMED 2010), 2010,
  • [5] Radiation induced soft errors in 16 nm floating gate SLC NAND flash memory
    Chandrashekhar, Sandhya
    Puchner, Helmut
    Mitani, Jun
    Shinozaki, Satoshi
    Sardi, Mohamed
    Hoffman, David
    MICROELECTRONICS RELIABILITY, 2020, 108
  • [6] New Scaling Limitation of the Floating Gate Cell in NAND Flash Memory
    Kim, Yong Seok
    Lee, Dong Jun
    Lee, Chi Kyoung
    Choi, Hyun Ki
    Kim, Seong Soo
    Song, Jai Hyuk
    Song, Du Heon
    Choi, Jeong-Hyuk
    Suh, Kang-Deog
    Chung, Chilhee
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 599 - 603
  • [7] Unified Endurance Degradation Model of Floating Gate NAND Flash Memory
    Fayrushin, Albert
    Lee, Chang-Hyun
    Park, Youngwoo
    Choi, Jeong-Hyuk
    Chung, Chilhee
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (06) : 2031 - 2037
  • [8] Characterization of low frequency noise in floating gate NAND flash memory
    Bae, Sung-Ho
    Lee, Jeong-Hyun
    Lee, Jong-Ho
    Kwon, Hyuck-In
    Lee, Seaung-Suk
    Om, Jae-Chul
    Bae, Gi-Hyun
    2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, 2008, : 8 - +
  • [9] Floating Gate Super Multi Level NAND Flash Memory Technology for 30nm and Beyond
    Kamigaichi, T.
    Arai, F.
    Nitsuta, H.
    Endo, M.
    Nishihara, K.
    Murata, T.
    Takekida, H.
    Izumi, T.
    Uchida, K.
    Maruyama, T.
    Kawabata, I.
    Suyama, Y.
    Sato, A.
    Ueno, K.
    Takeshita, H.
    Joko, Y.
    Watanabe, S.
    Liu, Y.
    Meguro, H.
    Kajita, A.
    Ozawa, Y.
    Watanabe, T.
    Sato, S.
    Tomiie, H.
    Kanamaru, Y.
    Shoji, R.
    Lai, C. H.
    Nakamichi, M.
    Oowada, K.
    Ishigaki, T.
    Hemink, G.
    Dutta, D.
    Dong, Y.
    Chen, C.
    Liang, G.
    Higashitani, M.
    Lutze, J.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 827 - +
  • [10] A Compact Model for Channel Coupling in Sub-30 nm NAND Flash Memory Device
    Kang, Myounggon
    Hahn, Wookghee
    Park, Il Han
    Song, Youngsun
    Lee, Hocheol
    Choi, Kihwan
    Lim, Youngho
    Joe, Sung-Min
    Chae, Dong Hyuk
    Shin, Hyungcheol
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (10)
12345