Fast evolution of large digital circuits

被引：0
|
作者：
School of Microelectronics, Fudan University, 220 Handan Road, Shanghai, China [1 ]
机构：
来源：
WSEAS Trans. Comput. | 2008年 / 12卷 / 1988-2000期
关键词：
29;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] UNIVER - FAST VERSATILE MULTILOGIC DIGITAL AMPLIFIER FOR MICROLOGIC CIRCUITS
    CHO, Y
    ZIMBEL, N
    PROCEEDINGS OF THE IEEE, 1964, 52 (12) : 1591 - &
  • [22] A fast algorithm for critical path tracing in VLSI digital circuits
    Wu, L
    Walker, DMH
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 178 - 186
  • [23] Fast Arithmetic Error Feedback Circuits for Digital Filters with Shift Operation Circuits and Shared Multiplier
    Nakamoto, Masayoshi
    Hinamoto, Takao
    Ohno, Shuichi
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 525 - 528
  • [24] Fast image restoration in large digital photos
    Wu, H
    Li, MJ
    Zhang, HJ
    Liu, ZK
    ICICS-PCM 2003, VOLS 1-3, PROCEEDINGS, 2003, : 537 - 540
  • [25] A FAST TEST PATTERN GENERATION FOR LARGE-SCALE CIRCUITS
    MATSUNAGA, Y
    FUJITA, M
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1993, 29 (03): : 305 - 311
  • [26] Delay time estimation model for large digital CMOS circuits
    Kim, DW
    Choi, TY
    VLSI DESIGN, 2000, 11 (02) : 161 - 173
  • [27] An Approximate Maximum Common Subgraph Algorithm for Large Digital Circuits
    Rutgers, Jochem H.
    Wolkotte, Pascal T.
    Holzenspies, Philip K. F.
    Kuper, Jan
    Smit, Gerard J. M.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 699 - 705
  • [28] AN AUTOMATIC TEST-GENERATION SYSTEM FOR LARGE DIGITAL CIRCUITS
    FUNATSU, S
    KAWAI, M
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (05): : 54 - 60
  • [29] Logic-level fast current simulation for digital CMOS circuits
    de Clavijo, PR
    Juan-Chico, J
    Díaz, MJB
    Millán-Calderón, A
    Martos, DG
    Ostúa, E
    Viejo, J
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 425 - +
  • [30] SYMPHONY: A fast mixed signal simulator for BiMOS analog/digital circuits
    Buch, P
    Kuh, ES
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 403 - 407
12345