Study on Low Voltage and Low Power Consumption SAR ADC using Asynchronous Type SAR Composed of Delay Circuit

被引：0

作者：

Hino S. ^{[1
]}

Uemi A. ^{[2
]}

Masui Y. ^{[2
]}

机构：

[1] Electrical and Electronic Engineering, Graduate School of Science and Technology, Hiroshima Institute of Technology, 2-1-1, Miyake, Saeki-ku, Hiroshima-shi, Hiroshima

[2] Department of Electronics and Computer Engineering, Faculty of Engineering, Hiroshima Institute of Technology, 2-1-1, Miyake, Saeki-ku, Hiroshima-shi, Hiroshima

来源：

IEEJ Transactions on Electronics, Information and Systems | 2019年 / 139卷 / 01期

基金：

日本学术振兴会;

关键词：

Asynchronous type; Double Boost technique; Low power; SAR ADC; Substrate bias effect;

D O I：

10.1541/ieejeiss.139.50

中图分类号：

学科分类号：

摘要：

In recent years, there is a movement to realize wireless sensor network by energy harvest. However, the power obtained by energy harvesting is very low. Therefore, ADC used for sensors need to have low power consumption. We realized low voltage and low power consumption by making the SAR ADC asynchronous by the delay circuit. © 2019 The Institute of Electrical Engineers of Japan.

引用

页码：50 / 55

页数：5

共 50 条

[1] Low Power Design of Asynchronous SAR ADC
Ashraf, Ayash
Ashraf, Shazia
Rizvi, Navaid Zafar
Dar, Shakeel Ahmad
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4214 - 4219
[2] Design of Asynchronous SAR ADC for Low Power Mixed Signal Applications
Verma, Deeksha
Kang, Hye Yeong
Shehzad, Khuram
Rehman, Muhammad Riaz Ur
Lee, Kang-Yoon
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 222 - 223
[3] An ultra-low power SAR ADC with voltage window technique
Wang Z.-F.
Ning N.
Wu S.-Y.
Du L.
Jiang M.
Yan X.-Y.
Wang W.
Ning, Ning (ning_ning@uestc.edu.cn), 1600, Chinese Institute of Electronics (44): : 211 - 215
[4] Design of Low Power SAR ADC using Clock Retiming
Jalaja, S.
Prakash, Vijaya A. M.
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 181 - 186
[5] A low power 8-bit Asynchronous SAR ADC Design using Charge Scaling DAC
Bekal, Anush
Goswami, Manish
Singh, B. R.
Pal, D.
2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 219 - 223
[6] A Comparative Study of Dynamic Comparators in Low-Voltage SAR ADC
Yuan, Fei
2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 447 - 450
[7] An Improved Dynamic Latch Comparator with Low Power Consumption for SAR ADC Applications
Mounika, Phanidarapu
Verma, Deeksha
Lee, Kang-Yoon
2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 43 - 44
[8] A low-power SAR ADC for IRFPA ROIC
Gao, Lei
Ding, Ruijun
Zhou, Jie
Wang, Pan
Chen, Guoqiang
INFRARED, MILLIMETER-WAVE, AND TERAHERTZ TECHNOLOGIES II, 2012, 8562
[9] An Ultra-Low Power Consumption High-Linearity Switching Scheme for SAR ADC
Chen, Yushi
Zhuang, Yiqi
Tang, Hualian
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (06)
[10] A Low-Power ΣΔ Modulator Using Asynchronous SAR Quantizer for Sensor Application
Lang, Wei
Wan, Peiyuan
Lin, Pingfen
ADVANCED COMPOSITE MATERIALS, PTS 1-3, 2012, 482-484 : 241 - 244

← 1 2 3 4 5 →