A software-controlled insertion policy for reducing last level cache pollution

被引：0
|
作者：
机构：
[1] [1,Huang, Tao
[2] Wang, Jing
[3] Guan, Xue-Tao
[4] 1,Zhong, Qi
[5] Wang, Ke-Yi
来源：
Wang, J. (wangjing@mprc.pku.edu.cn) | 1600年 / Chinese Institute of Electronics卷 / 40期
关键词：
Cache memory;
D O I：
10.3969/j.issn.0372-2112.2012.12.013
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 38 条
  • [1] Software-controlled cache architecture for energy efficiency
    Yang, CL
    Tseng, HW
    Ho, CC
    Wu, JL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (05) : 634 - 644
  • [2] Reducing Last Level Cache Pollution in NUMA Multicore Systems for Improving Cache Performance
    An, Deukhyeon
    Kim, Jeehong
    Han, JungHyun
    Eom, Young Ik
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2012, PT III, 2012, 7335 : 272 - 282
  • [3] SOFTWARE-CONTROLLED CACHE COHERENCE PROTOCOL FOR MULTICACHE SYSTEMS
    LOPRIORE, L
    INFORMATION PROCESSING LETTERS, 1989, 33 (03) : 125 - 130
  • [4] Last-Level Cache Insertion and Promotion Policy in the Presence of Aggressive Prefetching
    Jimenez, Daniel A. A.
    Teran, Elvira
    Gratz, Paul V. V.
    IEEE COMPUTER ARCHITECTURE LETTERS, 2023, 22 (01) : 17 - 20
  • [5] Soft-OLP: Improving Hardware Cache Performance Through Software-Controlled Object-Level Partitioning
    Lu, Qingda
    Lin, Jiang
    Ding, Xiaoning
    Zhang, Zhao
    Zhang, Xiaodong
    Sadayappan, P.
    18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 246 - +
  • [6] A Fairness Conscious Cache Replacement Policy for Last Level Cache
    Dutta, Kousik Kumar
    Tanksale, Prathamesh Nitin
    Das, Shirshendu
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 695 - 700
  • [7] A Software-Controlled Cache Coherence Optimization for Snoopy-based SMP System
    Zhang, Youhui
    Qian, Ziqiang
    Zheng, Weimin
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL II, 2009, : 155 - 157
  • [8] Reducing memory system energy by software-controlled on-chip memory
    Kondo, M
    Nakamura, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (04): : 580 - 588
  • [9] Discrete Cache Insertion Policies for Shared Last Level Cache Management on Large Multicores
    Sridharan, Aswinkumar
    Seznec, Andre
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 822 - 831
  • [10] A Light-Weighted Software-Controlled Cache for PCM-based Main Memory Systems
    Chang, Hung-Sheng
    Chang, Yuan-Hao
    Kuo, Tei-Wei
    Li, Hsiang-Pang
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 22 - 29
1234