Sequential logic optimization by sequential redundancy addition and removal improved with retiming

被引：0
|
作者：
San Millán, Enrique [1 ]
Entrena, Luis [1 ]
Mengibar, Luis [1 ]
García, Michael [1 ]
机构：
[1] Electronics Technology Department, University Carlos III of Madrid, Butarque 15, E-28911 Leganés Madrid, Spain
来源：
WSEAS Transactions on Circuits and Systems | 2006年 / 5卷 / 08期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1159 / 1165
相关论文
共 50 条
  • [21] REDUNDANCY REMOVAL FOR SEQUENTIAL-CIRCUITS WITHOUT RESET STATES
    CHENG, KT
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (01) : 13 - 24
  • [22] Investigation of Multi Cell Upset in Sequential Logic and Validity of Redundancy Technique
    Uemura, Taiki
    Kato, Takashi
    Matsuyama, Hideya
    Takahisa, Keiji
    Fukuda, Mitsuhiro
    Hatanaka, Kichiji
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [23] Retiming verification using sequential equivalence checking
    Kahne, Brian
    Abadir, Magdy
    MTV 2005: SIXTH INTERNATIONAL WORKSHOP ON MICROPRESSOR TEST AND VERIFICATION: COMMON CHALLENGES AND SOLUTIONS, PROCEEDINGS, 2006, : 138 - +
  • [24] Retiming sequential circuits with multiple register classes
    Eckl, K
    Legl, C
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 650 - 656
  • [25] THE METHOD OF SEQUENTIAL OPTIMIZATION FOR SOLVING PROBLEMS OF OPTIMAL MULTILEVEL REDUNDANCY
    SHURABURA, AE
    ENGINEERING CYBERNETICS, 1982, 20 (02): : 66 - 71
  • [26] Sequential multi-valued network simplification using redundancy removal
    Khatri, SP
    Brayton, RK
    Sangiovanni-Vincentelli, AL
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 206 - 211
  • [27] Sequential redundancy removal using test generation and multiple unreachable states
    Yotsuyanagi, H
    Hata, S
    Hashizume, M
    Tarnesada, T
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 23 - 28
  • [28] Surprises in sequential redundancy identification
    Iyer, MA
    Long, DE
    Abramovici, M
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 88 - 94
  • [29] Sequential Engineering Change Order under Retiming and Resynthesis
    Lee, Nian-Ze
    Kravets, Victor N.
    Jiang, Jie-Hong R.
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 109 - 116
  • [30] Optimal clock period clustering for sequential circuits with retiming
    Pan, PC
    Karandikar, AK
    Liu, CL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (06) : 489 - 498
12345