Low-jitter fast-locked 10.9−12.0 GHz charge-pump phase-locked loop

被引：0
|
作者：
Zhan, Yongzheng [1 ]
Li, Rengang [1 ]
Li, Tuo [1 ]
Zou, Xiaofeng [1 ]
Zhou, Yulong [1 ]
Hu, Qingsheng [2 ,3 ]
Li, Lianming [3 ]
机构：
[1] Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Limited Company, Jinan,250101, China
[2] Institute of RF- and OE-ICs, Southeast University, Nanjing,210096, China
[3] School of Information Science and Engineering, Southeast University, Nanjing,210096, China
来源：
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science) | 2024年 / 58卷 / 11期
关键词：
Phase locked loops;
D O I：
10.3785/j.issn.1008-973X.2024.11.010
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：2290 / 2298
相关论文
共 50 条
  • [21] Design of improved CMOS phase-frequency detector and charge-pump for phase-locked loop
    Liu Faen
    Wang Zhigong
    Li Zhiqun
    Li Qin
    Chen Sheng
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (10)
  • [22] Design of improved CMOS phase-frequency detector and charge-pump for phase-locked loop
    刘法恩
    王志功
    李智群
    李芹
    陈胜
    Journal of Semiconductors, 2014, 35 (10) : 123 - 129
  • [23] Transient Analysis of Nonlinear Settling Behavior in Charge-Pump Phase-Locked Loop Design
    He, Rui
    Li, Jun
    Rhee, Woogeun
    Wang, Zhihua
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 469 - 472
  • [24] Short locking time and low jitter phase-locked loop based on slope charge pump control
    Guo Zhongjie
    Liu Youbao
    Wu Longsheng
    Wang Xihu
    Tang Wei
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (10)
  • [25] Efficient Behavioral Simulation of Charge-Pump Phase-Locked Loops
    Leoncini, Mauro
    Bonfanti, Andrea
    Levantino, Salvatore
    Lacaita, Andrea L.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (06) : 1968 - 1980
  • [26] Short locking time and low jitter phase-locked loop based on slope charge pump control
    郭仲杰
    刘佑宝
    吴龙胜
    汪西虎
    唐威
    半导体学报, 2010, 31 (10) : 79 - 85
  • [27] A High Performance Design of a 2 GHz Charge Pump Phase-Locked Loop
    Yang, Yong-Li
    Wang, Xing-Hua
    Gui, Xiao-Yan
    Wang, Zheng-Chen
    MECHANICS AND MATERIALS SCIENCE, 2018, : 1099 - 1107
  • [28] Design of low-jitter 1-GHz phase-locked loops for digital clock generation
    Rhee, Woogeun
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
  • [29] Design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy
    Kratyuk, Volodymyr
    Hanumolu, Pavan Kumar
    Moon, Un-Ku
    Mayaram, Kartikeya
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (03) : 247 - 251
  • [30] Analysis of VCO Phase Noise in Charge-Pump Phase-Locked Loops
    Maffezzoni, Paolo
    Levantino, Salvatore
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (10) : 2165 - 2175
12345