Research on Vector Asymmetric Dead-time Compensation Modulation Strategy of Three-level Inverter Based on Narrow Pulse Elimination

被引：0
|
作者：
Xiao H. [1 ]
He Y. [1 ]
Liu J. [1 ]
Li Y. [1 ]
机构：
[1] Electrical engineering College, Xi'an Jiao Tong University, Xi'an
来源：
Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering | 2021年 / 41卷 / 04期
基金：
中国国家自然科学基金;
关键词：
Dead zone compensation; Narrow pulse; Space vector pulse width modulation (SVPWM); Three-level inverter; Tube voltage drop;
D O I：
10.13334/j.0258-8013.pcsee.200326
中图分类号：
学科分类号：
摘要：
For the problem of load current distortion caused by the dead time effect and narrow pulse in the Three Level Neutral Point Clamped Inverter, the asymmetry of the time distribution of the same vector action during a switching period after the dead time compensation was discussed. The processing method of vector sequence in the case of non-extremely narrow pulse and extremely narrow pulse was introduced in detail. The paper studied the contradiction of a switching cycle that simultaneously implements dead time compensation and narrow pulse elimination, and proposed a modulation strategy that performs asymmetric vector action time dead time compensation and narrow pulse elimination partition execution. If the resultant vector was within a specific area of the dead time compensation, the system performs dead time compensation of the asymmetric vector action time according to the direction of the AC side current. The vector area containing narrow pulses was processed by the judgment and elimination methods of non-extreme narrow pulses and extreme narrow pulses in this paper. The control system composed of DSP and FPGA was used to experiment the modulation method. The results show that the modulation method in this paper can effectively reduce the total harmonic distortion (THD) value of the system and solve the problem of narrow pulses. © 2021 Chin. Soc. for Elec. Eng.
引用
收藏
页码：1386 / 1397
页数：11
相关论文
共 21 条
  • [11] RODRIGUEZ J, BERNET S, WU Bin, Et al., Multilevel voltage-source-converter topologies for industrial medium-voltage drives, IEEE Transactions on Industrial Electronics, 54, 6, pp. 2930-2945, (2007)
  • [12] WEI Jiadan, XUE Jiacheng, ZHOU Bo, Et al., Dead-time effect analysis and suppression for open-winding PMSM system with the four-Leg converter, Transactions of China Electrotechnical Society, 33, 17, pp. 4078-4090, (2018)
  • [13] GENG Junli, LIANG Hui, JIN Yuan, A space vector pulse width modulation based optimization control strategy for hybrid cascaded 7-Level inverter, Power System Technology, 39, 2, pp. 327-333, (2015)
  • [14] XU Cong, CHENG Qiming, LI Ming, Et al., A comparative simulation study on Z-source inverter and its various improvement topologies, Power System Technology, 38, 10, pp. 2926-2931, (2014)
  • [15] GUAN Bo, WANG Chenchen, A narrow pulse compensation method for neutral-point-clamped three level converters considering neutral point balance, 2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), pp. 2770-2775, (2015)
  • [16] CHOI J W, SUL S K., Inverter output voltage synthesis using novel dead time compensation, IEEE Transactions on Power Electronics, 11, 2, pp. 221-227, (1996)
  • [17] JIN Shun, ZHONG Yanru, A novel three-level SVPWM algorithm considering neutral-point control and narrow-pulse elimination and dead-time compensation, Proceedings of the CSEE, 25, 6, pp. 60-66, (2005)
  • [18] LI Minyu, MA Xiaojun, WEI Shuguang, Et al., Research on narrow pulse suppression of three-level virtual space vector pulse width modulation algorithm, Transactions of China Electrotechnical Society, 33, 14, pp. 3264-3273, (2018)
  • [19] BO Baozhong, LIU Weiguo, SU Yanmin, Study of compensating technique in PWM control for three-level inverters, Proceedings of the CSEE, 25, 10, pp. 60-64, (2005)
  • [20] LYONS J P, VLATKOVIC V., Innovation IGCT main drives, IEEE Transactions on Power Electronics, 17, 4, pp. 757-768, (2002)
123