Investigation of Heat Dissipation and Electrical Properties of Diamond Interposer for 2.5-D Packagings

被引:0
|
作者
Shi, Hutao [1 ]
Cheng, Chunmin [1 ]
Sun, Chao [1 ]
Lei, Zhenyang [1 ]
Wu, Gai [1 ]
Li, Lijie [2 ]
Liang, Kang [3 ,4 ]
Shen, Wei [1 ,5 ]
Liu, Sheng [1 ]
机构
[1] Wuhan Univ, Inst Technol Sci, Wuhan 430072, Peoples R China
[2] Swansea Univ, Coll Engn, Swansea SA1 8EN, Wales
[3] Wuhan Univ, Inst Technol Sci, Wuhan 430072, Peoples R China
[4] Wuhan Univ Shenzhen, Res Inst, Shenzhen 518057, Peoples R China
[5] Wuhan Univ, Hubei Key Lab Elect Mfg & Packaging Integrat, Wuhan 430072, Peoples R China
基金
中国国家自然科学基金;
关键词
diamond interposer; 2.5-D packages; signal crosstalk; thermal uniformity; peak temperature; THERMAL-CONDUCTIVITY; GLASS INTERPOSERS; VIAS; SILICON; SINK; INTERCONNECTS; OPTIMIZATION; PERFORMANCE; INTEGRATION; MANAGEMENT;
D O I
10.1109/TCPMT.2024.3435835
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In 2.5-D packaging, thermal aggregation and signal crosstalk have been major obstacles in the development of high-density interconnect technology, greatly impacting the reliability of devices. This work presents a polycrystal/monocrystal diamond interposer with excellent thermal conductivity and low dielectric constant as a substitute for the Si interposer, aiming to address both thermal and electrical issues simultaneously. The thermal and electrical characteristics of Si, glass, and diamond interposers are investigated by analyzing heat transfer, heat dissipation, and electrical characteristics. The results show that diamond interposers are expected to effectively improve the heat transfer effect with the equivalent thermal conductivity of through-diamond via (TDV) cell always greater than 1200 W/m<middle dot>K. The overall thermal resistance and peak temperature of the polycrystal diamond interposer drop by 0.75 degrees C/W and 23.9 degrees C compared to Si, respectively. The improved temperature uniformity of diamond interposer helps to reduce the risk of mechanical failure and delay of the chip. Furthermore, the peak transmission coefficient in TDV cell is - 0.24 dB, which experienced a lower return loss compared to through-silicon via (TSV). Diamond interposers provide effective solutions for thermal management and signal crosstalk in 2.5-D packages, making it a promising candidate in the field of highly reliable packaging.
引用
收藏
页码:1601 / 1609
页数:9
相关论文
共 50 条
  • [1] Characterization and Simulation for 2.5-D Interposer
    Pan, Chung-Long
    Huang, Yu-Jung
    Wang, Chun-Yi
    2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 74 - 77
  • [2] Electrical and Thermal Characteristics Optimization in Interposer-Based 2.5-D Integrated Circuits
    Zhi, Changle
    Dong, Gang
    Yang, Deguang
    Liu, Daihang
    Feng, Yinghao
    Wang, Yang
    Zhu, Zhangming
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (03) : 627 - 637
  • [3] TSV Development, Characterization and Modeling for 2.5-D Interposer Applications
    Tenailleau, J-R.
    Brunet, A.
    Borel, S.
    Voiron, F.
    Bunel, C.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1439 - 1445
  • [4] Design Guidelines for 2.5-D Packages Featuring Organic Interposer With Bridges Embedded
    Lai, Yangyang
    Takahashi, Atsushi
    Park, Seungbae
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (11): : 1936 - 1942
  • [5] Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits
    Wang, Ran
    Chakrabarty, Krishnendu
    IEEE DESIGN & TEST, 2017, 34 (05) : 72 - 79
  • [6] Prebond Testing and Test-Path Design for the Silicon Interposer in 2.5-D ICs
    Wang, Ran
    Li, Zipeng
    Kannan, Sukeshwar
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (08) : 1406 - 1419
  • [7] Delay Testing and Characterization of Post-Bond Interposer Wires in 2.5-D ICs
    Huang, Shi-Yu
    Huang, Li-Ren
    Tsai, Kun-Han
    Cheng, Wu-Tung
    2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
  • [8] Fast Transient Thermal Simulation of 2.5-D Packages on Through Silicon Via Interposer
    Feng, Qiangqiang
    Tang, Min
    Fu, Guangcao
    Mao, Junfa
    2016 IEEE 20TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2016,
  • [9] Design and Demonstration of a 2.5-D Glass Interposer BGA Package for High Bandwidth and Low Cost
    Sawyer, Brett M. D.
    Suzuki, Yuya
    Furuya, Ryuta
    Nair, Chandrasekharan
    Huang, Ting-Chia
    Smet, Vanessa
    Panayappan, Kadappan
    Sundaram, Venky
    Tummala, Rao
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (04): : 552 - 562
  • [10] Via-Avoidance-Oriented Interposer Routing for Layer Minimization in 2.5-D IC Designs
    Yan, Jin-Tai
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (11) : 1889 - 1902