An In-Depth Investigation Into Short-Circuit Failure Mechanisms of State-of-the-Art 1200 V Double Trench SiC MOSFETs

被引:1
|
作者
Li, Xuan [1 ,2 ]
Wu, Yifan [1 ]
Qi, Zhao [1 ]
Fu, Zhen [3 ]
Chen, Yanning [3 ]
Zhang, Wenmin [3 ]
Zhang, Quan [3 ]
Zhao, Hanqing [1 ]
Deng, Xiaochuan [1 ]
Zhang, Bo [1 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Device, Chengdu 610054, Peoples R China
[2] Univ Elect Sci & Technol China, Inst Elect & Informat Engn, Dongguan 523808, Guangdong, Peoples R China
[3] Beijing Smartchip Microelect Technol Co Ltd, Beijing 102200, Peoples R China
基金
中国国家自然科学基金;
关键词
Failure mechanism; reinforced double trench SiC MOSFET (RDT-MOS); short circuit; turn-OFF gate voltage; MODEL;
D O I
10.1109/TPEL.2024.3431296
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, the short-circuit capability of 1200 V state-of-the-art silicon carbide (SiC) metal-oxide-semiconductor field-effect transistor (mosfet) featuring reinforced double trench structure (named RDT-MOS) is investigated comprehensively, involving the maximum short-circuit time and energy under various dc bus voltages and gate driving voltages. Furthermore, the corresponding failure mechanisms of RDT-MOS are revealed through finite-element simulation and microcosmic failure analysis. Under zero turn-off gate bias, the temperature exceeds the critical limit of melting aluminum and thermal runaway under dc bus voltages of 400 V and 800 V, respectively. The failure mechanism evolves from the fracture of interlayer dielectric to thermal runaway when increasing bus voltage from 400 to 800 V. Under negative turn-off gate bias, meanwhile, the breakdown of gate trench oxide occurs near the N+ region in the 400 V case and near both the current spreading layer region and the N+ region in the 800 V case. The location of breakdown evolves from a single region to multi-regions from 400 to 800 V. In brief, the article timely provides significant physical insights to better understand short-circuit capability and failure mechanisms and promotes the safe use of SiC mosfets in practical power circuits.
引用
收藏
页码:15576 / 15583
页数:8
相关论文
共 50 条
  • [41] Investigation and Failure Mode of Asymmetric and Double Trench SiC mosfets Under Avalanche Conditions
    Deng, Xiaochuan
    Zhu, Hao
    Li, Xuan
    Tong, Xing
    Gao, Shufeng
    Wen, Yi
    Bai, Song
    Chen, Wanjun
    Zhou, Kun
    Zhang, Bo
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (08) : 8524 - 8531
  • [42] Investigation on safe-operating-area degradation and failure modes of SiC MOSFETs under repetitive short-circuit conditions
    Zhang Z.
    Liang L.
    Fei H.
    Power Electronic Devices and Components, 2023, 4
  • [43] Impact of Intrinsic Parameter Dispersion on Short-Circuit Reliability of Parallel-Connected Planar and Trench SiC MOSFETs
    Yu, Renze
    Jahdi, Saeed
    Mellor, Phil
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2024, 71 (12) : 15599 - 15609
  • [44] Methodology of Failure Mode Analysis in Short-Circuit State of SiC MOSFETs by Electro-Thermal-Mechanical TCAD Simulations
    Yao, Kailun
    Iwamuro, Noriyuki
    IEEJ Transactions on Electronics, Information and Systems, 144 (03): : 204 - 211
  • [45] Eliminating Repetitive Short-Circuit Degradation and Failure of 1.2-kV SiC Power MOSFETs
    Kanale, Ajit
    Baliga, B. Jayant
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (06) : 6773 - 6779
  • [46] Effect of short-circuit degradation on the remaining useful lifetime of SiC MOSFETs and its failure analysis
    Du, H.
    Letz, S.
    Baker, N.
    Goetz, T.
    Iannuzzo, F.
    Schletz, A.
    MICROELECTRONICS RELIABILITY, 2020, 114
  • [47] An In-Depth Empirical Investigation of State-of-the-Art Scheduling Approaches for Cloud Computing
    Ibrahim, Muhammad
    Nabi, Said
    Baz, Abdullah
    Alhakami, Hosam
    Raza, Muhammad Summair
    Hussain, Altaf
    Salah, Khaled
    Djemame, Karim
    IEEE ACCESS, 2020, 8 (08): : 128282 - 128294
  • [48] Methodology for Characterizing Degradation Locations of Planar and Trench Gate SiC Power Mosfets Under Repetitive Short-Circuit Stress
    Yang, Yi
    Yang, Mingchao
    Gu, Zhaoyuan
    Yang, Songquan
    Han, Chuanyu
    Liu, Weihua
    Geng, Li
    Hao, Yue
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (11) : 15056 - 15069
  • [49] Impact of Grounding the Bottom Oxide Protection Layer on the Short-Circuit Ruggedness of 4H-SiC Trench MOSFETs
    Tanaka, Rina
    Kagawa, Yasuhiro
    Fujiwara, Nobuo
    Sugawara, Katsutoshi
    Fukui, Yutaka
    Miura, Naruhisa
    Imaizumi, Masayuki
    Yamakawa, Satoshi
    2014 IEEE 26TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2014, : 75 - 78
  • [50] 1200-V SiC MOSFET Short-Circuit Ruggedness Evaluation and Methods to Improve Withstand Time
    Xing, Diang
    Hu, Boxue
    Kang, Minseok
    Zhang, Yue
    Nayak, Suvendu
    Wang, Jin
    Agarwal, Anant K.
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2022, 10 (05) : 5059 - 5069