32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor

被引：0
|
作者：
Kawaguchi T. [1 ]
Takagi N. [1 ]
机构：
[1] Graduate School of Informatics, Kyoto University, Kyoto-shi
来源：
IEICE Transactions on Electronics | 2022年 / 105卷 / 06期
基金：
日本学术振兴会;
关键词：
ALU; bit-parallel processor; clockless gate; SFQ digital circuit; wide datapath circuit;
D O I：
10.1587/TRANSELE.2021SEP0005
中图分类号：
学科分类号：
摘要：
A 32-bit arithmetic logic unit (ALU) is designed for a rapid single flux quantum (RSFQ) bit-parallel processor. In the ALU, clocked gates are partially replaced by clockless gates. This reduces the number of D flip flops (DFFs) required for path balancing. The number of clocked gates, including DFFs, is reduced by approximately 40 %, and size of the clock distribution network is reduced. The number of pipeline stages becomes modest. The layout design of the ALU and simulation results show the effectiveness of using clockless gates in wide datapath circuits. Copyright © 2022 The Institute of Electronics, Information and Communication Engineers
引用
收藏
页码：245 / 250
页数：5
相关论文
共 50 条
  • [31] Managing the 8-to 32-bit processor migration
    King, Kevin
    EDN, 2012, 57 (14) : 49 - +
  • [32] 32-Bit Processor Produces Analog Signals.
    Mehrgardt, Soenke
    Elektronik Munchen, 1984, 33 (07): : 77 - 82
  • [33] Design of 32-bit RISC processor and efficient verification
    Jeong, GY
    Park, JS
    KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227
  • [34] 32-BIT RISC PROCESSOR EXECUTES AT FULL THROTTLE
    STOCKTON, JF
    FARRELL, JJ
    ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (24): : 44 - 51
  • [35] TRON CHIPS CATAPULT INTO 32-BIT PROCESSOR FRAY
    TILL, J
    ELECTRONIC DESIGN, 1988, 36 (27) : 41 - &
  • [36] 32-bit Processor Expands 68000 Family.
    Anon
    Elektronik Munchen, 1983, 32 (06): : 62 - 64
  • [37] Parallel Implementation of PIPO Block Cipher on 32-bit RISC-V Processor
    Kwak, YuJin
    Kim, YoungBeom
    Seo, Seog Chung
    INFORMATION SECURITY APPLICATIONS, 2021, 13009 : 183 - 193
  • [38] Logic Design of a 4-bit Bit-Slice Matrix Multiplier for 32-bit RSFQ Artificial Intelligence Processors
    Tang, Guang-Ming
    2017 16TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2017,
  • [39] Implementing 1,024-bit RSA exponentiation on a 32-bit processor core
    Phillips, BJ
    Burgess, N
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2000, : 127 - 137
  • [40] 1024-bit/2048-bit RSA implementation on 32-bit processor for public key cryptography
    Ashith, M.B.
    2002, Inst. of Electronics and Telecommunication Engineers (19):
12345