32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor

被引：0
|
作者：
Kawaguchi T. [1 ]
Takagi N. [1 ]
机构：
[1] Graduate School of Informatics, Kyoto University, Kyoto-shi
来源：
IEICE Transactions on Electronics | 2022年 / 105卷 / 06期
基金：
日本学术振兴会;
关键词：
ALU; bit-parallel processor; clockless gate; SFQ digital circuit; wide datapath circuit;
D O I：
10.1587/TRANSELE.2021SEP0005
中图分类号：
学科分类号：
摘要：
A 32-bit arithmetic logic unit (ALU) is designed for a rapid single flux quantum (RSFQ) bit-parallel processor. In the ALU, clocked gates are partially replaced by clockless gates. This reduces the number of D flip flops (DFFs) required for path balancing. The number of clocked gates, including DFFs, is reduced by approximately 40 %, and size of the clock distribution network is reduced. The number of pipeline stages becomes modest. The layout design of the ALU and simulation results show the effectiveness of using clockless gates in wide datapath circuits. Copyright © 2022 The Institute of Electronics, Information and Communication Engineers
引用
收藏
页码：245 / 250
页数：5
相关论文
共 50 条
  • [1] 32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor
    Kawaguchi, Takahiro
    Takagi, Naofumi
    IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (06): : 245 - 250
  • [2] An energy-efficient fi cient 32-bit bit-parallel superconducting SFQ specialized processor
    Qu, Peiyao
    Liu, Huanli
    Zheng, Xiangyu
    Yang, Jiahong
    Ying, Liliang
    Ren, Jie
    You, Haihang
    Tang, Guangming
    SUPERCONDUCTIVITY, 2024, 10
  • [3] Design of an 8-bit Bit-Parallel RSFQ Microprocessor
    Qu, Pei-Yao
    Tang, Guang-Ming
    Yang, Jia-Hong
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (07)
  • [4] Architectural Design Issues in a Clockless 32-Bit Processor Using an Asynchronous HDL
    Oh, Myeong-Hoon
    Kim, Young Woo
    Kwak, Sanghoon
    Shin, Chi-Hoon
    Kim, Sung-Nam
    ETRI JOURNAL, 2013, 35 (03) : 480 - 490
  • [5] PLA VERSUS BIT SLICE - COMPARISON FOR A 32-BIT ALU
    SOUTSCHEK, E
    POMPER, M
    HORNINGER, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) : 584 - 586
  • [6] A 4-bit Bit-Slice Multiplier for a 32-bit RSFQ Microprocessor
    Tang, Guang-Ming
    Takagi, Kazuyoshi
    Takagi, Naofumi
    2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,
  • [7] A 32-BIT PROCESSOR ON A 16-BIT BUS
    BUDZINSKI, M
    CONTROL ENGINEERING, 1986, 33 (03) : 84 - 84
  • [8] ARM996HS: The first licensable, clockless 32-bit processor core
    Bink, Arjan
    York, Richard
    IEEE MICRO, 2007, 27 (02) : 58 - 68
  • [9] Design of Datapath Circuits for a Bit-Parallel 8-bit RSFQ Microprocessor
    Qu, Pei-Yao
    Tang, Guang-Ming
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    Qu, Pei-Yao
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [10] RTL Implementation for a Specific ALU of the 32-bit VLIW DSP Processor Core
    Khoi-Nguyen Le-Huu
    Anh-Vu Dinh-Duc
    Quoc-Minh Dang-Do
    Trong-Tu Bui
    2014 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2014, : 387 - 392
12345