The Design of a 10 Bit 20 MSPS SAR ADC of the Readout Chip for GEM-TPC Detector

被引：0
|
作者：
Sun, Zhikun [1 ,2 ,3 ]
Qian, Yi [1 ,2 ,3 ]
Yang, Mingyu [1 ,3 ]
She, Qianshun [1 ,2 ,3 ]
Zhao, Hongyun [1 ,2 ,3 ]
Pu, Tianlei [1 ,2 ,3 ]
Lu, Weijian [1 ,3 ]
Liu, Zhengqiang [1 ,3 ]
Zhang, Jiarui [1 ,3 ]
机构：
[1] Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou,730000, China
[2] Advanced Energy Science and Technology Guangdong Laboratory, Huizhou,516000, China
[3] School of Nuclear Science and Technology, University of Chinese Academy of Sciences, Beijing,100049, China
来源：
Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China | 2024年 / 53卷 / 04期
关键词：
Analog to digital conversion - Comparator circuits - Comparators (optical) - Computer circuits - Digital signal processors - Electron multipliers - Logic devices - Microprocessor chips - Signal processing;
D O I：
10.12178/1001-0548.2023204
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：481 / 486
相关论文
共 50 条
  • [31] IC design of 2Ms/s 10-bit SAR ADC with low power
    Jun, Cai
    Feng, Ran
    Mei-Hua, Xu
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 418 - +
  • [32] 10-bit SAR ADC Design in a Double-Poly 180 nm CMOS Process
    Dubovitskiy, Konstantin A.
    Liubavin, Kirill D.
    Ermakov, Igor, V
    Zubov, Igor A.
    Nuykin, Andrey, V
    PROCEEDINGS OF THE 2021 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (ELCONRUS), 2021, : 102 - 105
  • [33] Design of a Reference Voltage Buffer for a 10-bit 1-MS/s SAR ADC
    Harikumar, Prakash
    Angelov, Pavel
    Hagglund, Robert
    2014 PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2014, : 185 - 188
  • [34] Design of an op-amp as a comparator of 10 bit Split SAR ADC using cadence tool
    KalambeAnkitaSitaram
    Joshi, Y. V.
    Kolhare, Neelima R.
    2015 INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (IC-SSS 2015), 2015,
  • [35] Design of a 10-bit SAR ADC with Enhancement of Matching Property on C-DAC Array
    Kim, Jung Heum
    Lee, Sang Heon
    Seong, Jae Hyeon
    Yoon, Kwang Sub
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 239 - 240
  • [36] Design of a 12-bit 1 MS/s SAR-ADC for front-end readout of 32-channel CZT detector imaging syst em
    Liu, Wei
    Wei, Tingcun
    Li, Bo
    Guo, Panjie
    Hu, Yongcai
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2015, 786 : 155 - 163
  • [37] A 10-bit 50 MS/s SAR ADC in 65 nm CMOS with on-chip reference voltage buffer
    Harikumar, Prakash
    Wikner, J. Jacob
    INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 28 - 38
  • [38] A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
    Suat U. Ay
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 213 - 221
  • [39] A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
    Ay, Suat U.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (02) : 213 - 221
  • [40] Design of a 10 bit 50MS/s SAR ADC in 14nm SOI FinFET CMOS
    Wang, Aili
    Wang, Yu
    Dhawan, Vandana
    Shi, Richard
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 85 - 86
12345