Design and realization of FOG source's driving circuit with low power dissipation

被引：0
|
作者：
Design and realization of FOG source's driving circuit with low power dissipation
机构：
[1] Liu, Jie
[2] Li, Tai-He
[3] Liu, Jun
[4] Zhao, Xiao-Tian
来源：
Liu, J. | 2005年 / Chinese Society of Astronautics卷 / 34期
关键词：
6;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Design and implementation of cryptographic element with low power dissipation in QCA
    Qadri, Syed Umira R.
    Bangi, Zubair A.
    Banday, Mohammad Tariq
    Bhat, Ghulam Mohiuddin
    NANOMATERIALS AND ENERGY, 2019, 8 (01) : 96 - 106
  • [32] Design of A Bandgap Reference Circuit for Driving Resistance Load with Low Impedance
    Daie, Ziaeddin
    Moharrami, Hamid
    Karamzadeh, Khadijeh
    Yousefi, Mousa
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 2452 - 2455
  • [33] Design of Driving Circuit for Integrated Low-voltage Electrophoresis Chip
    Sun Jian-xin
    Wen Zhi-yu
    Wen Zhong-quan
    Xu Yi
    Yang Yu-fa
    Gu Wen-wen
    Liu Hai-tao
    Liang Feng-fei
    Hu Xiao-guo
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 2546 - 2549
  • [34] Design and realization of a high-precision and low temperature drift reference circuit
    Liu X.
    Zhang Y.
    Ji Q.
    Cao T.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2019, 46 (02): : 41 - 46
  • [35] Design of driving circuit for 10 kV permanent magnetic vacuum circuit breaker and PWM-based simulation of its realization
    Yu, Qing-Guang
    Xiao, Yi
    Zhao, Biao
    Dianwang Jishu/Power System Technology, 2010, 34 (07): : 36 - 40
  • [36] Low Power, Area Efficient FinFET Circuit Design
    Wang, Michael C.
    WCECS 2009: WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, VOLS I AND II, 2009, : 164 - 168
  • [37] Clock Gated Low Power Sequential Circuit Design
    Dev, Mahendra Pratap
    Baghel, Deepak
    Pandey, Bishwajeet
    Pattanaik, Manisha
    Shukla, Anupam
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 440 - 444
  • [38] Efficient circuit design for low power energy harvesting
    Harerimana, F.
    Peng, H.
    Otobo, M.
    Luo, F.
    Gikunda, M. N.
    Mangum, J. M.
    LaBella, V. P.
    Thibado, P. M.
    AIP ADVANCES, 2020, 10 (10)
  • [39] Optimal circuit design for low power CMOS GSI
    Bhavnagarwala, AJ
    De, VK
    Austin, B
    Meindl, JD
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 313 - 316
  • [40] Energy Recovery Circuit Design for Low Power VLSI
    Bhaaskaran, V. S. Kanchana
    2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018), 2018, : 11 - 16
12345