Synthesis for arithmetic built-in self-test

被引:0
|
作者
Stroele, Albrecht P. [1 ]
机构
[1] Univ of Karlsruhe, Karlsruhe, Germany
关键词
D O I
暂无
中图分类号
学科分类号
摘要
17
引用
收藏
页码:165 / 170
相关论文
共 50 条
  • [41] CELLULAR AUTOMATA CIRCUITS FOR BUILT-IN SELF-TEST
    HORTENSIUS, PD
    MCLEOD, RD
    PODAIMA, BW
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 389 - 405
  • [42] BUILT-IN SELF-TEST - PASS OR FAIL - INTRODUCTION
    SEDMAK, RM
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 17 - 19
  • [43] BUILT-IN SYNTHESIZED SWEEPER SELF-TEST AND ADJUSTMENTS
    SEIBEL, MJ
    HEWLETT-PACKARD JOURNAL, 1991, 42 (02): : 17 - 23
  • [44] BUILT-IN CHECKING OF THE CORRECT SELF-TEST SIGNATURE
    MCANNEY, WH
    SAVIR, J
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1142 - 1145
  • [45] Effective built-in self-test for booth multipliers
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (03): : 105 - 111
  • [46] A programmable built-in self-test for embedded DRAMs
    Banerjee, S
    Chowdhury, DR
    Bhattacharya, BB
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 58 - 63
  • [47] Parametric Built-In Self-Test of VLSI systems
    Niggemeyer, D
    Rüffer, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 376 - 380
  • [48] Application of cellular automata in built-in self-test
    Zhang Chuanwu
    PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1 - 3, 2006, : 1367 - 1370
  • [49] A Hybrid Built-In Self-Test Scheme for DRAMs
    Yang, Chi-Chun
    Li, Jin-Fu
    Yu, Yun-Chao
    Wu, Kuan-Te
    Lo, Chih-Yen
    Chen, Chao-Hsun
    Lai, Jenn-Shiang
    Kwai, Ding-Ming
    Chou, Yung-Fa
    2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
  • [50] BUILT-IN SELF-TEST DESIGN OF SEMICONDUCTOR MEMORY
    RAJASHEKHARA, TN
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 70 (03) : 645 - 649