Multi-objective optimization in fixed-outline floorplanning with reinforcement learning

被引:0
|
作者
Jiang, Zhongjie [1 ,2 ,3 ,4 ]
Li, Zhiqiang [1 ,2 ,3 ,4 ]
Yao, Zhenjie [1 ,2 ,4 ]
机构
[1] Chinese Acad Sci, Key Lab Fabricat Technol Integrated Circuits, Beijing 100029, Peoples R China
[2] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[3] Univ Chinese Acad Sci, Beijing, Peoples R China
[4] Beijing Key Lab Three dimens & Nanometer Integrate, Beijing, Peoples R China
关键词
Floorplanning; Reinforcement learning; Multi-objective optimization; Proximal policy optimization; SIMULATED ANNEALING ALGORITHM;
D O I
10.1016/j.compeleceng.2024.109784
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Floorplanning is a crucial step in integrated circuit design. To address the fixed-outline floorplanning problem more effectively, we formulate it as a multi-objective optimization issue and employ multi-objective simulated annealing to simultaneously optimize both area and wirelength. Additionally, we apply deep reinforcement learning to learn from optimization experiences. This enables the exploration of more balanced multi-objective heuristics, thereby improving the results of multi-objective optimization. Test results on public benchmarks demonstrate the robust generalization capabilities of the proposed model. Compared to other advanced methods, our approach not only ensures a 100% success rate but also delivers superior performance in terms of wirelength. The deep reinforcement learning-assisted multi-objective simulated annealing method proposed in this paper can effectively address the fixed-outline floorplanning problem.
引用
收藏
页数:13
相关论文
共 50 条
  • [21] Multi-bend bus-driven floorplanning considering fixed-outline constraints
    Sheng, Wenxu
    Dong, Sheqin
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (02) : 142 - 152
  • [22] A fast temperature-aware fixed-outline floorplanning framework using convex optimization
    Khodabandeloo, Behnam
    Khonsari, Ahmad
    Jasemi, Masoomeh
    Taheri, Golnaz
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 101 - 110
  • [23] Multi-layer floorplanning for stacked ICs: Configuration number and fixed-outline constraints
    Chen, Song
    Yoshimura, Takeshi
    INTEGRATION-THE VLSI JOURNAL, 2010, 43 (04) : 378 - 388
  • [24] Large-scale fixed-outline floorplanning design using convex optimization techniques
    Luo, Chaomin
    Anjos, Miguel F.
    Vannelli, Andiony
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 110 - +
  • [25] Fast Floorplanning for Fixed-Outline and Non-rectangular Regions
    Ahmed, Mohammad A.
    Pinge, Shantesh
    Chrzanowska-Jeske, Malgorzata
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 464 - 467
  • [26] A Fixed-outline Floorplanning Method Based on 2.5D
    Dong, Sheqin
    Xie, Qi
    PROCEEDINGS OF THE 11TH JOINT CONFERENCE ON INFORMATION SCIENCES, 2008,
  • [27] A Flexible Fixed-outline Floorplanning Methodology for Mixed-size Modules
    Chan, Kai-Chung
    Hsu, Chao-Jam
    Lin, Jia-Ming
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 435 - 440
  • [28] ANT SYSTEM BASED 3D FIXED-OUTLINE FLOORPLANNING
    Xu, Qi
    Chen, Song
    Li, Bin
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [29] Fast thermal analysis for fixed-outline 3D floorplanning
    Xu, Qi
    Chen, Song
    INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 157 - 167
  • [30] Fixed-outline Thermal-aware 3D Floorplanning
    Xiao, Linfu
    Sinha, Subarna
    Xu, Jingyu
    Young, Evangeline F. Y.
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 552 - +