CPUs target low-power, high-performance apps

被引：0
|
作者：
机构：
来源：
Electronic Design | 2001年 / 49卷 / 22期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Design of Low-Power High-Performance FinFET Standard Cells
    Wang, Tian
    Cui, Xiaoxin
    Liao, Kai
    Liao, Nan
    Yu, Dunshan
    Cui, Xiaole
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (05) : 1789 - 1806
  • [22] Custom Design in a Low-Power/High-Performance ASIC World
    Garibay, Ty
    Reis, Richard
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 1 - 2
  • [23] A high-performance,low-power ∑△ ADC for digital audio applications
    罗豪
    韩雁
    张泽松
    韩晓霞
    马绍宇
    应鹏
    朱大中
    Journal of Semiconductors, 2010, 31 (05) : 114 - 120
  • [24] High-Performance, Low-Power Resonant Clocking Embedded Tutorial
    Guthaus, Matthew R.
    Taskin, Baris
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 742 - 745
  • [25] High-performance low-power sensing scheme for nanoscale SRAMs
    Valaee, A.
    Al-Khalili, A. J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (06): : 406 - 413
  • [26] Trends in high-performance, low-power cache memory architectures
    Inoue, Koji
    Moshnyaga, Vasily G.
    Murakami, Kazuaki
    IEICE Transactions on Electronics, 2002, E85-C (02) : 304 - 314
  • [27] Trends in high-performance, low-power cache memory architectures
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 304 - 314
  • [28] Optimization of Overdrive Signoff in High-Performance and Low-Power ICs
    Chan, Tuck-Boon
    Kahng, Andrew B.
    Li, Jiajia
    Nath, Siddhartha
    Park, Bongil
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (08) : 1552 - 1556
  • [29] LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS
    KO, UM
    BALSARA, PT
    LEE, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 327 - 333
  • [30] A high-performance, low-power complementary coupled BiCMOS circuit
    Leung, WC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 610 - 612
12345