A novel hardware architecture of intra and inter prediction for multistandard video decoder

被引：0
|
作者：
Department of Information and Electrical Engineering, Zhejiang University City College, Hangzhou, China [1 ]
机构：
来源：
J. Convergence Inf. Technol. | 2012年 / 8卷 / 381-388期
关键词：
D O I：
10.4156/jcit.vol7.issue8.43
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Implementation and Optimization of Intra Prediction in H264 Video Parallel Decoder on CUDA
    Liu, Bocheng
    Chen, Qingkui
    2012 IEEE FIFTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTATIONAL INTELLIGENCE (ICACI), 2012, : 119 - 122
  • [42] A REAL TIME H.264/AVC INTRA FRAME PREDICTION HARDWARE ARCHITECTURE FOR HDTV 1080P VIDEO
    Diniz, Claudio Machado
    Zatt, Bruno
    Agostini, Luciano
    Susin, Altamiro
    Bampi, Sergio
    ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1138 - +
  • [43] Estimating Software and Hardware Video Decoder Energy Using Software Decoder Profiling
    Kraenzler, Matthias
    Kaup, Andre
    Herglotz, Christian
    2023 36TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI, 2023, : 155 - 160
  • [44] A NOVEL ARCHITECTURE OF AVS2 INTRA PREDICTION
    Lai, Guanchi
    Zhao, Jin
    Liu, Xiao
    Huang, Yanjun
    Cui, Zhengdong
    Yan, Wei
    2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2020, : 92 - 95
  • [45] A Parallel Intra Prediction Architecture for H.264 Video Decoding
    Wang, Xi
    Cui, Xiaoxin
    Yu, Dunshan
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 859 - 862
  • [46] An efficient hardware architecture for interpolation filter of HEVC decoder
    Kammoun, Manel
    Ben Atitallah, Ahmed
    Masmoudi, Nouri
    2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2015,
  • [47] Efficient Hardware Architecture of Deterministic MPA Decoder for SCMA
    Yang, Chao
    Zhang, Chuan
    Zhang, Shunqing
    You, Xiaohu
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 392 - 395
  • [48] A Hardware Decoder Architecture for General String Matching Technique
    Zhou, Kailun
    Zhao, Liping
    Lin, Tao
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2016, 6 (04) : 560 - 572
  • [49] Fifficient Hardware Architecture of Deterministic MPA Decoder for SCMA
    Yang, Chao
    Zhang, Chuan
    Zhang, Shunqing
    You, Xiaohu
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 293 - 296
  • [50] Parallel Scalable Hardware Architecture for Hard Raptor Decoder
    Mladenov, T.
    Nooshabadi, S.
    Kim, K.
    Dassatti, A.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3741 - 3744
12345