共 50 条
- [21] High-level design of multiple-valued arithmetic circuits based on arithmetic description language 38TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2008), 2008, : 112 - 117
- [23] Optimising high-level synthesis for self-checking arithmetic circuits 1996 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1996, : 268 - 276
- [24] A simple alternative for storage allocation in high-level synthesis ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E377 - E380
- [25] Mapping Exceptions to High-Level Source Code on a Heterogeneous Architecture 2018 9TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES, ALGORITHMS AND PROGRAMMING (PAAP 2018), 2018, : 54 - 61
- [26] Code coverage analysis using High-Level Decision Diagrams 2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 201 - 206
- [27] High-Level Decision Diagram Manipulations for Code Coverage Analysis BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, : 207 - 210
- [28] A Multi-target Code Generator for High-Level B INTEGRATED FORMAL METHODS, IFM 2019, 2019, 11918 : 456 - 473
- [29] Automated generation of marshaling code from high-level specifications SDL 2003: SYSTEM DESIGN, PROCEEDINGS, 2003, 2708 : 374 - 386
- [30] SIMULATION FACILITY FOR DEVELOPMENT OF HIGH-LEVEL CONTROL CODE AT THE SSC NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1994, 352 (1-2): : 333 - 335