Comparing system-level power management policies

被引：106
|
作者：
Lu, Y.-H. [1 ]
De Micheli, G. [1 ]
机构：
[1] Computer Systems Laboratory, 353 Serra Mall, Stanford, CA 94305, United States
来源：
IEEE Design and Test of Computers | 2001年 / 18卷 / 02期
基金：
美国国家科学基金会;
关键词：
Electron devices - Environmental impact - Laptop computers - Performance - Portable equipment - Reliability - Thermal effects;
D O I：
10.1109/54.914592
中图分类号：
学科分类号：
摘要：
Dynamic power management (DPM) are techniques that use runtime behavior to reduce power when systems are serving light workloads or idle. In this work, DPM is used to shut down unused I/O devices. An experimental environment is built on a laptop computer running Microsoft Windows. Existing power-management policies are implemented and their effects on power saving and performance degradation are compared.
引用
收藏
页码：10 / 19
相关论文
共 50 条
  • [1] Comparing system-level power management policies
    Lu, YH
    De Micheli, G
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (02): : 10 - 19
  • [2] System-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 23 - 31
  • [3] System-level power management for mobile devices
    i Creus, Gerard Bosch
    Niska, Petri
    2007 CIT: 7TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 799 - 804
  • [4] Formal Model for System-Level Power Management Design
    Simonovic, Mirela
    Zivojnovic, Vojin
    Saranovac, Lazar
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1599 - 1602
  • [5] System-Level Power Management Using Online Learning
    Dhiman, Gaurav
    Rosing, Tajana Simunic
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 676 - 689
  • [6] System-level integrated power management for handheld systems
    Min, Jung-Hi
    Cha, Hojung
    Ha, Rhan
    MICROPROCESSORS AND MICROSYSTEMS, 2009, 33 (03) : 201 - 210
  • [7] System-Level Power Management for Low-Power SOC Design
    Zhu Jing-jing
    Lu Feng
    2011 TENTH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING AND SCIENCE (DCABES), 2011, : 412 - 416
  • [8] A System-Level Simulation Framework for Evaluating Resource Management Policies for Heterogeneous System Architectures
    Miele, A.
    Durelli, G. C.
    Santambrogio, M. D.
    Bolchini, C.
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 637 - 644
  • [9] A survey of design techniques for system-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 299 - 316
  • [10] Variation-Tolerant Dynamic Power Management at the System-Level
    Chandra, Saumya
    Lahiri, Kanishka
    Raghunathan, Anand
    Dey, Sujit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1220 - 1232
12345