Scheme of sequential optimization with retiming

被引：0
|
作者：
Huang, Zulan
Ye, Yizheng
机构：
来源：
Jisuanji Yanjiu yu Fazhan/Computer Research and Development | 2000年 / 37卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：430 / 434
相关论文
共 50 条
  • [1] Sequential optimization with retiming and resynthesis
    Huang, ZL
    Ye, YZ
    Mao, ZG
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 736 - 740
  • [2] Power optimization of Sequential Circuits by Retiming and Rewiring
    Jeddi, Zahra
    Amini, Esmail
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 585 - +
  • [3] Sequential logic optimization by sequential redundancy addition and removal improved with retiming
    San Millán, Enrique
    Entrena, Luis
    Mengibar, Luis
    García, Michael
    WSEAS Transactions on Circuits and Systems, 2006, 5 (08): : 1159 - 1165
  • [4] Retiming-based factorization for sequential logic optimization
    Bommu, S
    O'Neill, N
    Ciesielski, M
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) : 373 - 398
  • [5] Theoretical comparison between sequential redundancy addition and removal and retiming optimization techniques
    San Millan, E
    Entrena, L
    Espejo, JA
    Lopez, C
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (12-15) : 529 - 541
  • [6] Retiming aware clustering for sequential circuits
    Dehkordi, ME
    Brown, SD
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 391 - 394
  • [7] Compositional verification of retiming and sequential optimizations
    Moon, In-Ho
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 131 - 136
  • [8] FPGA mapping of sequential circuits with retiming
    Lee, JY
    Shragowitz, E
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E426 - E429
  • [9] Optimizing sequential verification by retiming transformations
    Cabodi, G
    Quer, S
    Somenzi, F
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 601 - 606
  • [10] Synthesis of sequential circuits by redundancy removal and retiming
    Yotsuyanagi, H
    Kajihara, S
    Kinoshita, K
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (01): : 81 - 92
12345