Parallel implementation of certain neural network algorithms

被引：0
|
作者：
University of Applied Sciences Stralsund, School of Economics, Zur Schwedenschanze 15, D-18435 Stralsund, Germany [1 ]
机构：
来源：
World Sci. Proc. Ser. Comput. Eng. Inf. Sci.; Comput. Intell. Decis. Control. - Proc. Int. FLINS Conf. | / 361-366期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] FPGA parallel implementation of CMAC type neural network with on chip learning
    Brassai, S. T.
    Bako, L.
    Dan, S.
    SACI 2007: 4TH INTERNATIONAL SYMPOSIUM ON APPLIED COMPUTATIONAL INTELLIGENCE AND INFORMATICS, PROCEEDINGS, 2007, : 111 - +
  • [32] PARALLEL IMPLEMENTATION OF THE FUZZY ARTMAP NEURAL-NETWORK PARADIGM ON A HYPERCUBE
    MALKANI, A
    VASSILIADIS, CA
    EXPERT SYSTEMS, 1995, 12 (01) : 39 - 53
  • [33] A parallel design and implementation for backpropagation neural network using MIMD architecture
    Fathy, SK
    MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 1472 - 1475
  • [34] A parallel computing and neural network implementation of LBG image vector quantization
    Jiang, J
    SIXTH INTERNATIONAL CONFERENCE ON IMAGE PROCESSING AND ITS APPLICATIONS, VOL 1, 1997, (443): : 27 - 31
  • [35] Parallel answer-in-weights neural network implementation for image preprocessing
    Valova, I
    Kosugi, Y
    NEURAL NETWORKS FOR SIGNAL PROCESSING VI, 1996, : 569 - 578
  • [36] Study on parallel implementation of non-modular artificial neural network
    Sun, Yajun
    Xiaoxing Weixing Jisuanji Xitong/Mini-Micro Systems, 2000, 21 (05): : 547 - 548
  • [37] Extremely Parallel Memristor Crossbar Architecture for Convolutional Neural Network Implementation
    Yakopcic, Chris
    Alom, Md Zahangir
    Taha, Tarek M.
    2017 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2017, : 1696 - 1703
  • [38] A parallel design and implementation for backpropagation neural network using MIMD architecture
    Fathy, SK
    Syiam, MM
    ICNN - 1996 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS. 1-4, 1996, : 1361 - 1366
  • [39] Parameter tuning for a cooperative parallel implementation of process-network synthesis algorithms
    Bartos, Aniko
    Bertok, Botond
    CENTRAL EUROPEAN JOURNAL OF OPERATIONS RESEARCH, 2019, 27 (02) : 551 - 572
  • [40] Parameter tuning for a cooperative parallel implementation of process-network synthesis algorithms
    Aniko Bartos
    Botond Bertok
    Central European Journal of Operations Research, 2019, 27 : 551 - 572
12345