Pattern Recognition System Using Evolvable Hardware

被引:0
|
作者
Iwata, Masaya
Kajitani, Isamu
Murakawa, Masahiro
Hirao, Yuji
Iba, Hitoshi
Higuchi, Tetsuya
机构
[1] Electrotechnical Laboratory, Ibaraki, 305-8568, Japan
[2] Doctoral Program in Engineering, University of Tsukuba, Ibaraki, 305-8573, Japan
[3] Graduate School of Engineering, University of Tokyo, Tokyo, 113-8656, Japan
[4] Graduate School of Engineering, University of Tokushima, Tokushima, 770-8506, Japan
关键词
D O I
暂无
中图分类号
学科分类号
摘要
We have developed a high-speed pattern recognition system using evolvable hardware (EHW). EHW is hardware that can change its own structure by genetic learning for maximum adaptation to the environment. The purpose of the system is to show that recognition devices based on EHW are possible and that they have the same robustness to noise as devices based on an artificial neural network (ANN). The advantage of EHW compared with ANN is the high processing speed and the readability of the learned result. In this paper, we describe the learning algorithm, the architecture, and the experiment involving a pattern recognition system that uses EHW. We also compare the processing speed of the pattern recognition system with two types of ANN dedicated hardware and discuss the performance of the system. © 2000 Scripta Technica.
引用
收藏
页码:1 / 11
相关论文
共 50 条
  • [41] Industrial applications of evolvable hardware
    Higuchi, T
    KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 1, PROCEEDINGS, 2004, 3213 : 6 - 7
  • [42] Mutation rate for evolvable hardware
    Stomeo, E
    Kalganova, T
    Lambert, C
    ENFORMATIKA, VOL 7: IEC 2005 PROCEEDINGS, 2005, : 117 - 124
  • [43] Evolvable hardware - A short introduction
    Torresen, J
    PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 674 - 677
  • [44] A Scalable Approach to Evolvable Hardware
    Jim Torresen
    Genetic Programming and Evolvable Machines, 2002, 3 (3) : 259 - 282
  • [45] Evolvable hardware with genetic learning
    Higuchi, T
    Iwata, M
    Kajitani, J
    Yamada, H
    Manderick, B
    Hirao, Y
    Murakawa, M
    Yoshizawa, S
    Furuya, T
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 29 - 32
  • [46] VISUAL ANALYSIS OF A CARDIOVASCULAR SYSTEM BASED ON ECG AND ABP SIGNALS USING EVOLVABLE HARDWARE DESIGN
    Xiong, Fan
    Shrestha, Prabhu
    Tanik, Murat
    Tanik, John
    Vasana, Susan
    JOURNAL OF INTEGRATED DESIGN & PROCESS SCIENCE, 2011, 15 (04) : 49 - 84
  • [47] Special issue on evolvable hardware
    Stoica, A
    SOFT COMPUTING, 2004, 8 (05) : 305 - 306
  • [48] A Hardware Implementation of Evolvable Embedded System for Combinational Logic Circuits Using Virtex 6 FPGA
    Ranjith, C.
    Rani, S. P. Joy Vasantha
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS, 2017, 403 : 15 - 28
  • [49] Promises and challenges of evolvable hardware
    Yao, X
    Higuchi, T
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART C-APPLICATIONS AND REVIEWS, 1999, 29 (01): : 87 - 97
  • [50] The concept of pseudo evolvable hardware
    Sekanina, L
    Drábek, V
    PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 117 - 122