Logical complement - new method for control of combinatorial circuit

被引：0
|
作者：
Gessel, M.
Morozov, A.V.
Sapozhnikov, V.V.
Sapozhnikov, Vl.V.
机构：
来源：
Avtomatika i Telemekhanika | 2003年 / 01期
关键词：
Analysis - Formal logic - Functions - Testing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new method is suggested for functional control of combinatorial circuits with the help of logical complement of the output functions. The self-checked control structure with using of the code '1 from 3' is described. The experimental study results are presented for the system MCNC standard examples.
引用
收藏
页码：167 / 176
相关论文
共 50 条
  • [31] Combinatorial Bitstring Semantics for Arbitrary Logical Fragments
    Lorenz Demey
    Hans Smessaert
    Journal of Philosophical Logic, 2018, 47 : 325 - 363
  • [32] LOGICAL CLOCK SYNCHRONIZATION METHOD FOR DUPLICATED DATABASE CONTROL
    KANEKO, A
    NISHIHARA, Y
    TSURUOKA, K
    HATTORI, M
    NEC RESEARCH & DEVELOPMENT, 1980, (58): : 89 - 98
  • [33] New control method of ultrasonic motor - Constant current drive and equivalent circuit
    Kyodo, Y
    SICE 2002: PROCEEDINGS OF THE 41ST SICE ANNUAL CONFERENCE, VOLS 1-5, 2002, : 944 - 946
  • [34] Combinatorial properties of generalized perron complement
    Yang, Chuansheng
    Xu, Chengxian
    Yuan, Yubo
    Advances in Matrix Theory and Applications, 2006, : 419 - 422
  • [35] A Combinatorial Multigrid Preconditioned Iterative Method for Large Scale Circuit Simulation on GPUs
    Garyfallou, Dimitrios
    Evmorfopoulos, Nestor
    Stamoulis, Georgios
    15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 209 - 212
  • [36] A new experimental method to identify the process of logical reasoning
    Hattori, M
    Nakagawa, M
    JAPANESE PSYCHOLOGICAL RESEARCH, 1996, 38 (02) : 74 - 84
  • [37] Delay testable logical circuit design
    A. Yu. Matrosova
    E. A. Nikolaeva
    E. V. Rumyantseva
    Russian Physics Journal, 2013, 55 : 1370 - 1372
  • [38] Delay testable logical circuit design
    Matrosova, A. Yu
    Nikolaeva, E. A.
    Rumyantseva, E. V.
    RUSSIAN PHYSICS JOURNAL, 2013, 55 (11) : 1370 - 1372
  • [39] On Transformation of a Logical Circuit to a Circuit with NAND and NOR Gates Only
    Baranov, Samary
    Karatkevich, Andrei
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2018, 64 (03) : 373 - 378
  • [40] Logical Method for Reasoning About Access Control and Data Flow Control Models
    Logrippo, Luigi
    FOUNDATIONS AND PRACTICE OF SECURITY (FPS 2014), 2015, 8930 : 205 - 220
12345