Design tradeoffs using truncated multipliers in FIR filter implementations

被引：0
|
作者：
Walters III, E. George [1 ]
Schulte, Michael J. [1 ]
机构：
[1] Comp. Architecture Arithmetic Lab., Computer Science and Eng. Department, Lehigh University, Bethlehem, PA 18015, United States
来源：
Proceedings of SPIE - The International Society for Optical Engineering | 2002年 / 4791卷
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Computer aided software engineering - Computer hardware description languages - Computer simulation - Digital arithmetic - Error correction - Java programming language - User interfaces
引用
收藏
页码：357 / 368
相关论文
共 50 条
  • [31] Design of FIR Filter Using Reconfigurable MAC Unit
    Deepika
    Goel, Nidhi
    2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 312 - 315
  • [32] LINEAR PHASE FIR DIGITAL FILTER WITHOUT MULTIPLIERS.
    Lim Yong Ching
    Constantinides, A.G.
    Proceedings - IEEE International Symposium on Circuits and Systems, 1979, : 185 - 188
  • [33] Reconfigurable low power FIR filter based on partitioned multipliers
    Shah, Farhat Abbas
    Jamal, Habibullah
    Khan, Muhammad Akhtar
    2006 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 87 - +
  • [34] Design Tradeoffs and Challenges in Practical Coherent Optical Transceiver Implementations
    Morero, Damian A.
    Castrillon, Mario A.
    Aguirre, Alejandro
    Hueda, Mario R.
    Agazzi, Oscar E.
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (01) : 121 - 136
  • [35] FPGA Implementation of Scalable Microprogrammed FIR Filter Architectures using Wallace Tree and Vedic Multipliers
    AlJuffri, Abdullah A.
    Badawi, Aiman S.
    BenSaleh, Mohammed S.
    Obeid, Abdulfattah M.
    Qasim, Syed Manzoor
    2015 Third International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE), 2015, : 159 - 162
  • [36] FIR LOW-PASS FILTER DESIGN USING PARAMETRIC FILTER TECHNIQUE
    SHIDA, S
    FUSHIMI, S
    TSUCHIYA, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1984, 31 (05): : 447 - 452
  • [37] Low-area/power parallel FIR digital filter implementations
    Parker, DA
    Parhi, KK
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 17 (01): : 75 - 92
  • [38] How the Sampling Rate Impacts Wordlength Selection for FIR Filter Implementations
    DeBrunner, Victor
    DeBrunner, Linda S.
    2020 54TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2020, : 1291 - 1294
  • [39] Low power FIR filter implementations based on coefficient ordering algorithm
    Erdogan, AT
    Arslan, T
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 226 - 228
  • [40] Low-Area/Power Parallel FIR Digital Filter Implementations
    David A. Parker
    Keshab K. Parhi
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 17 : 75 - 92
12345