Research on Linux network packet buffer recycling toward multi-core processor

被引：0
|
作者：
Yao, Qi [1 ]
Liu, Ji-Qiang [1 ]
Han, Zhen [1 ]
Shen, Chang-Xiang [1 ]
机构：
[1] Research Centre of Information Security Architecture, Beijing Jiaotong University, Beijing 100044, China
来源：
Tongxin Xuebao/Journal on Communication | 2009年 / 30卷 / 09期
关键词：
Parallel processing systems - Packet networks - Recycling;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A lock-free algorithm for Linux packet buffer recycling on multi-core processor was proposed. Through making a model of Linux network packet forwarding, the principle of Linux packet buffer recycling was analyzed, and the main reason that the mechanism wasn't extensible on multi-core processor was pointed out. It was that mutual exclusion and cache coherence operations consumed too much CPU clock tick. A new buffer recycling algorithm named MSRQ was designed and implemented. With the new algorithm, the parallel operations on the recycling queue were permitted without mutual exclusion on multi-core processor. And the new algorithm had better cache behavior than original recycling algorithm. The experiment result shows that the performance of Linux network packet forwarding with the new algorithm can be improved more than 67%.
引用
收藏
页码：102 / 108
相关论文
共 50 条
  • [1] Research on Packet-processing Architecture Based on Multi-core Processor
    Ying, Wang
    2014 SIXTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA), 2014, : 520 - 523
  • [2] Enhancing Security of Embedded Linux on a Multi-core Processor
    Li, Ning
    Kinebuchi, Yuki
    Nakajima, Tatsuo
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 117 - 121
  • [3] An online flow-level Packet Classification Method on Multi-core Network Processor
    Li Wei
    Yu Xiufen
    2015 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2015, : 407 - 411
  • [4] Multi-Scenario Buffer Insertion in Multi-Core Processor Designs
    Liu, Yifang
    Hu, Jiang
    Shi, Weiping
    ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2008, : 15 - 22
  • [5] Thread affinity for buffer management mechanism based on multi-core network packet processing system
    Yang H.
    Chen Y.
    Li T.
    Li S.
    Dai H.
    1600, National University of Defense Technology (38): : 26 - 31
  • [6] A new hierarchical interconnection network for multi-core processor
    Qiao, Baojun
    Shi, Feng
    Ji, Weixing
    ICIEA 2007: 2ND IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-4, PROCEEDINGS, 2007, : 246 - 250
  • [7] BENCHMARKING APACHE ON MULTI-CORE NETWORK PROCESSOR PLATFORM
    Song, Yi
    Zhang, Wu
    Ni, Hong
    Zha, Qiwen
    2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 293 - 297
  • [8] The Research of the Inclusive Cache used in Multi-Core Processor
    Qian, Bin-feng
    Yan, Li-min
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 239 - 242
  • [9] Research on Multi-Core Processor Analysis for WCET Estimation
    LUO Haoran
    HU Shuisong
    WANG Wenyong
    TANG Yuke
    ZHOU Junwei
    ZTE Communications, 2024, 22 (01) : 87 - 94
  • [10] Research on Task Scheduling Model for Multi-core Processor
    Man, Dapeng
    Yang, Wu
    Lu, Zeya
    ICCNS 2018: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK SECURITY, 2018, : 129 - 133
12345