Electronic warfare digital signal processing on COTS computer systems with reconfigurable architectures

被引：0

作者：

Fouts, Douglas J. ^{[1
]}

Macklin, Kendrick R. ^{[1
]}

Zulaica, Daniel P. ^{[1
]}

Duren, Russell W. ^{[2
]}

机构：

[1] Department of Electrical and Computer Engineering, U.S. Naval Postgraduate School, 833 Dyer Rd., Monterey, CA 93943

[2] Engineering Department, Baylor University, Waco, TX 76798

来源：

Journal of Aerospace Computing, Information and Communication | 2005年 / 2卷 / 10期

关键词：

Computer architecture - Electronic warfare - Mathematical models - Radar - Software engineering;

D O I：

10.2514/1.17265

中图分类号：

学科分类号：

摘要：

Commercial off-the-shelf computer systems with reconfigurable architectures have recently become available. Some of these machines have architectures, features, and software development environments that seem to make them useful for digital signal processing, especially in electronic warfare and radar signal processing applications. This paper describes experiments to evaluate the architecture, features, software development environment, and performance of one such computer, the SRC Computers model SRC-6e, using an electronic warfare signal processing application.

引用

页码：414 / 429

共 50 条

[31] A two-level reconfigurable architecture for digital signal processing
Myjak, M. J.
Delgado-Frias, J. G.
MICROELECTRONIC ENGINEERING, 2007, 84 (02) : 244 - 252
[32] A reconfigurable architecture for a class of digital signal/image processing applications
Sinha, A
Karmakar, A
Maiti, K
Halder, P
2001 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 71 - 74
[33] Metrics for digital signal processing architectures characterization: Remanence and scalability
Benoit, P
Sassatelli, G
Torres, L
Demigny, D
Robert, M
Cambon, G
COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 128 - 137
[34] Very long instruction word architectures for digital signal processing
Mellott, JD
Taylor, F
1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 583 - 586
[35] Radar Signal Deinterleaving in Electronic Warfare Systems: A Combined Approach
Nuhoglu, Mustafa Atahan
Cirpan, Hakan Ali
IEEE ACCESS, 2023, 11 : 142043 - 142061
[36] Deep Learning for Radar Signal Detection in Electronic Warfare Systems
Nuhoglu, Mustafa Atahan
Alp, Yasar Kemal
Akyon, Fatih Cagatay
2020 IEEE RADAR CONFERENCE (RADARCONF20), 2020,
[37] Embedded Digital Signal Processing Systems
Takala, Jarmo
Bhattacharyya, Shuvra S.
Qu, Gang
EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2007, (01)
[38] Porting of parallel applications to reconfigurable computer systems with various architectures and configurations
Dordopulo, Alexey Igorevich
Kovalenko, Vasiliy Borisovich
Gudkov, Viacheslav Alexandrovich
Slasten, Liubov Mikhailovna
2016 5TH INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS AND VISION (ICIEV), 2016, : 1122 - 1127
[39] Signal processing for multiuser wireless systems on reconfigurable platforms
Thomas, J
RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 161 - 172
[40] Features of the construction of effective computer systems for digital signal processing based on systolic processors
Kostenko, V.A.
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1992, 47 (07): : 85 - 91

← 1 2 3 4 5 →