NRD guide pulse radar system with easily-designed digital signal processing circuit at 60 GHz

被引：0
|
作者：
Ichinose, Kento [1 ]
Kuroki, Futoshi [1 ]
机构：
[1] Kure National College of Technology, 2-2-11, Aga-minami, Kure, Hiroshima 737-8506, Japan
来源：
IEEJ Transactions on Electronics, Information and Systems | 2013年 / 133卷 / 05期
关键词：
D O I：
10.1541/ieejeiss.133.1025
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1025 / 1028
相关论文
共 50 条
  • [21] Wide dynamic range digital signal processing system for a laser radar
    Abo, M
    Nagasawa, C
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1995, 78 (09): : 42 - 51
  • [22] Digital signal processing for a level measurement system based on FMCW radar
    Chen, Hai
    Li, Yan
    Wang, Xin-min
    2007 IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION, VOLS 1-7, 2007, : 955 - 959
  • [23] Design of Digital Signal Processing System in Radar Velocimeter Based on DSP
    Wei Naiqi
    Wang Zhiyun
    Lv Junwei
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1-2, 2008, : 652 - 655
  • [24] Digital signal processing in FMCW radar marine tank gauging system
    Qi, GQ
    ICSP '96 - 1996 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, PROCEEDINGS, VOLS I AND II, 1996, : 7 - 10
  • [25] Band widening of NRD guide Schottky barrier diode devices and its application to a wireless multi-channel TV-signal distribution system at 60 GHz
    Kuroki, F
    Shinke, S
    Mukai, T
    Suematsu, E
    Sato, H
    Yoneyama, T
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (12) : 2422 - 2428
  • [26] Circuit Level Analysis of Analog Signal Processing based MIMO Radar System
    Lee, Michael
    An, Sangjun
    Lee, Sang M.
    Suh, Sangwook
    Lim, Kyutae
    Laskar, Joy
    2009 IEEE RADAR CONFERENCE, VOLS 1 AND 2, 2009, : 1016 - 1019
  • [27] Implementation architecture of signal processing in pulse Doppler radar system based on FPGA
    Yang, Ming
    Yang, Jing
    Hou, Yanan
    Jin, Cheng
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (21): : 7335 - 7338
  • [28] COUNTER-BASED RESIDUE ARITHMETIC CIRCUIT FOR EASILY TESTABLE VLSI DIGITAL SIGNAL-PROCESSING SYSTEMS
    TOMABECHI, N
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 362 - 365
  • [29] Research on DSP Embedded Digital Signal Processing System for Ship Navigation Radar
    Deng, Shuzhang
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 4718 - 4721
  • [30] Parallel processing algorithm study for pulse compression in general-purpose radar signal processing system
    Huang, W
    He, ZM
    Li, YJ
    Xiang, JC
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 953 - 957
12345